
ISO8200B



Galvanic isolated octal high-side smart power solid state-relay

Datasheet - production data



Features

Туре	V _{demag} ⁽¹⁾	R _{DS(on)} ⁽¹⁾	І оит ⁽¹⁾	Vcc
ISO8200B	V _{cc} - 45 V	0.11 Ω	0.7 A	45 V

Notes:

(1)Per channel.

- Parallel input interface
- Direct and synchronous control mode
- High common mode transient immunity
- Output current: 0.7 A per channel
- Short-circuit protection
- Channel overtemperature protection
- Thermal independence of separate channels
- Common output disable pin
- Case overtemperature protection
- Loss of GND_{cc} and V_{cc} protection
- Undervoltage shutdown with auto-restart and hysteresis
- Overvoltage protection (V_{cc} clamping)
- Very low supply current
- Common fault open-drain output
- 5 V and 3.3 V TTL/CMOS compatible I/Os
- Fast demagnetization of inductive loads
- Reset function for IC output disable
- ESD protection
- IEC 61000-4-2, IEC 61000-4-4, IEC 61000-4-5 and IEC 61000-4-8 compliant
- UL1577 certification

Applications

- Programmable logic control
- Industrial PC peripheral input/output
- Numerical control machines
- Drivers for all types of loads (resistive, capacitive, inductive)

Description

The ISO8200B is a galvanic isolated 8-channel driver featuring a very low supply current. It contains 2 independent galvanic isolated voltage domains ($V_{\rm cc}$ for the power stage and $V_{\rm dd}$ for the digital stage). Additional embedded functions are: loss of GND protection, undervoltage shutdown with hysteresis, and reset function for immediate power output shutdown.

IC is intended to drive any kind of load with one side connected to ground. Active channel current limitation combined with thermal shutdown, (independent for each channel), and automatic restart, protect the device against overload and short-circuit. In overload conditions, if junction temperature overtakes threshold, the channel involved is turned off and on again automatically after the IC temperature decreases below a reset threshold. If this condition causes case temperature to reach TCR limit threshold, the overloaded channel is turned off and it only restarts when case and junction temperature decrease down to the reset thresholds. Nonoverloaded channels continue operating normally. An internal circuit provides an OR-wired non-latched common FAULT indicator signaling the channel OVT. The FAULT pin is an open-drain active low fault indication pin.

C	$\boldsymbol{\wedge}$	n	4	Δ	n	+	c
	LJ			_			

1	Block di	agram		5
2	Pin coni	nection		6
3	Absolute	e maximı	ım ratings	8
4				
5			teristics	
6			iption	
U			nterface	
	6.1		nterraceInput signals (IN1 to IN8)	
		6.1.1 6.1.2	Load input data (LOAD)	
		6.1.3	Output synchronization (SYNC)	
		6.1.4	Watchdog	
		6.1.5	Output enable (OUT_EN)	
	6.2	Direct co	ntrol mode (DCM)	17
	6.3	Synchror	nous control mode (SCM)	19
	6.4	Fault ind	ication	21
		6.4.1	Junction overtemperature and case overtemperature	21
7	Power s	ection		23
	7.1	Current li	imitation	23
	7.2	Thermal	protection	23
8	Reverse	polarity	protection	26
9		-	on V _{dd}	
10				
	10.1		oltage and power output conventions	
11	Thermal		ion	
	11.1		impedance	
12			tion	
-	1 ackage		D-36 package information	
13			ition	
14	Kevisioi	1 NISTORV		33

ISO8200B List of tables

List of tables

Table 1: Pin description	6
Table 2: Absolute maximum ratings	8
Table 3: Thermal data	
Table 4: Power section	10
Table 5: Digital supply voltage	
Table 6: Diagnostic pin and output protection function	11
Table 7: Power switching characteristics (VCC = 24 V; -40 °C < TJ < 125 °C)	11
Table 8: Logic input and output	
Table 9: Parallel interface timings (V_{dd} = 5 V; VCC = 24 V; -40 $^{\circ}C$ < T_{J} < 125 $^{\circ}C$)	14
Table 10: Insulation and safety-related specifications	14
Table 11: IEC 60747-5-2 insulation characteristics	15
Table 12: Interface signal operation (general)	16
Table 13: Interface signal operation in direct control mode	
Table 14: Interface signal operation in synchronous control mode	20
Table 15: PowerSO-36 package mechanical data	31
Table 16: Ordering information	32
Table 17: Document revision history	33




List of figures

Figure 1: Block diagram	5
Figure 2: Pin connection (top through view)	
Figure 3: RDS(on) measurement	12
Figure 4: dV/dT	12
Figure 5: td(ON)-td(OFF) synchronous mode	13
Figure 6: td(ON)-td(OFF) direct control mode	
Figure 7: Watchdog behavior	17
Figure 8: Output channel enable timing	17
Figure 9: Direct control mode IC configuration	18
Figure 10: Direct control mode time diagram	
Figure 11: Synchronous control mode IC configuration	20
Figure 12: Synchronous control mode time diagram	21
Figure 13: Multiple device synchronous control mode	
Figure 14: Thermal status update (DCM)	22
Figure 15: Thermal status update (SCM)	22
Figure 16: Current limitation with different load conditions	
Figure 17: Thermal protection flowchart	24
Figure 18: Thermal protection	
Figure 19: Reverse polarity protection	
Figure 20: Reverse polarity protection on Vdd	
Figure 21: Supply voltage and power output conventions	28
Figure 22: Simplified thermal model	29
Figure 23: PowerSO-36 package outline	30

ISO8200B Block diagram

1 Block diagram

Figure 1: Block diagram



Pin connection ISO8200B

2 Pin connection

Figure 2: Pin connection (top through view)




Table 1: Pin description

Pin	Name	Description
1	NC	Not connected
2	V_{dd}	Positive logic supply
3	OUT_EN	Output enable
4	SYNC	Input-to-output synchronization signal. Active low, see Section 6.3: "Synchronous control mode (SCM)"
5	LOAD	Load input data signal. Active low, see Section 6.3: "Synchronous control mode (SCM)"
6	IN1	Channel 1 input
7	IN2	Channel 2 input
8	IN3	Channel 3 input
9	IN4	Channel 4 input
10	IN5	Channel 5 input
11	IN6	Channel 6 input
12	IN7	Channel 7 input
13	IN8	Channel 8 input
14	FAULT	Common fault indication, active low
15	GND_DD	Input logic ground, negative logic supply
16	NC	Not connected
17	NC	Not connected
18	NC	Not connected
19	GNDcc	Output power ground

ISO8200B Pin connection

Pin	Name	Description
20	NC	Not connected
21	OUT8	Channel 8 power output
22	OUT8	Channel 8 power output
23	OUT7	Channel 7 power output
24	OUT7	Channel 7 power output
25	OUT6	Channel 6 power output
26	OUT6	Channel 6 power output
27	OUT5	Channel 5 power output
28	OUT5	Channel 5 power output
29	OUT4	Channel 4 power output
30	OUT4	Channel 4 power output
31	OUT3	Channel 3 power output
32	OUT3	Channel 3 power output
33	OUT2	Channel 2 power output
34	OUT2	Channel 2 power output
35	OUT1	Channel 1 power output
36	OUT1	Channel 1 power output
TAB	TAB	Exposed tab internally connected to V _{cc} , positive power supply voltage

3 Absolute maximum ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
Vcc	Power supply voltage	-0.3	45	V
V_{dd}	Digital supply voltage	-0.3	6.5	V
Vin	DC input pin voltage (INx, OUT_EN, LOAD , SYNC)	-0.3	+6.5	٧
V _{FAULT}	Fault pin voltage	-0.3	+6.5	V
IGNDdd	DC digital ground reverse current		-25	mA
Іоит	Channel output current (continuous)		Internally limited	Α
IGNDcc	DC power ground reverse current		-250	mA
I _R	Total reverse output current (from OUTx to GND)		-5	Α
lin	DC input pin current (INx, OUT_EN, LOAD , SYNC)	-10	+ 10	mA
IFAULT	Fault pin current	-10	+ 10	mA
Vesd	Electrostatic discharge with human body model (R = 1.5 k Ω ; C = 100 pF)		2000	٧
	Single pulse avalanche energy per channel not simultaneously @T _{amb} = 125 °C, l _{OUT} = 0.5 A		0.9	
E _{AS}	Single pulse avalanche energy per channel, all channels driven simultaneously $@T_{amb}=125\ ^{\circ}C$, $I_{OUT}=0.5\ A$		0.2	J
Ртот	Power dissipation at T _c = 25 °C		Internally limited (1)	W
TJ	Junction operating temperature		Internally limited ⁽¹⁾	°C
T _{STG}	Storage temperature		-55 to 150	°C

Notes:

⁽¹⁾Protection functions are intended to avoid IC damage in fault conditions and are not intended for continuous operation. Continuous or repetitive operations of protection functions may reduce the IC lifetime.

ISO8200B Thermal data

4 Thermal data

Table 3: Thermal data

Symbol	Parameter	Max. value	Unit
R _{thj-case}	Thermal resistance, junction-case ⁽¹⁾	1.3	°C/W
R _{thj-amb}	Thermal resistance, junction-ambient (2)	15	°C/W

Notes:

⁽¹⁾For each channel.

 $^{^{(2)}\}text{PSSO-}36$ mounted on the product evaluation board STEVAL-IFP015V2 (FR4, 4 layers, 8 cm² for each layer, copper thickness 35 $\mu\text{m}).$

Electrical characteristics ISO8200B

5 Electrical characteristics

(10.5 V < V_{CC} < 36 V; -40 °C < T_J < 125 °C, unless otherwise specified)

Table 4: Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC(THON)}	Vcc undervoltage turn-ON threshold			9.5	10.5	٧
Vcc(thoff)	V _{CC} undervoltage turn-OFF threshold			9		٧
Vcc(hys)	V _{CC} undervoltage hysteresis		0.35	0.5		V
V _{CCclamp}	Clamp on V _{CC} pin	I _{clamp} = 20 mA	45	50	52	V
D	On-state resistance (1)	I _{ОUТ} = 0.5 A, T _J = 25 °C		0.12		Ω
$R_{DS(on)}$		I _{OUT} = 0.5 A T _J = 125 °C			0.24	
R _{pd}	Output pull-down resistor			210		kΩ
	Device comply comment	All channels in OFF-state		5		A
Icc	Power supply current	All channels in ON-state		9		mA
ILGND	Ground disconnection output current	$V_{CC} = V_{GND} = 0 \text{ V}$ $V_{OUT} = -24 \text{ V}$			500	μΑ
V _{OUT} (OFF)	Off-state output voltage	Channel OFF and Iout = 0 A			1	V
Iouт(OFF)	Off-state output current	Channel OFF and Vout = 0 V			5	μΑ

Notes:

(1)See Figure 3: "R_{DS(on)} measurement"

Table 5: Digital supply voltage

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{dd(under)}	V _{dd} undervoltage protection turn-OFF threshold		2.8	2.9	3.0	V
V _{dd(hys)}	V _{dd} undervoltage hysteresis			0.1		V
		V _{dd} = 5 V and input channel with a steady logic level		4.5	6	mA
laa	ldd supply current	V _{dd} = 3.3 V and input channel with a steady logic level		4.4	5.9	mA

ISO8200B Electrical characteristics

Table 6: Diagnostic pin and output protection function

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{FAULT}	FAULT pin open-drain voltage output low	I _{FAULT} = 10 mA			0.4	V
I _{LFAULT}	FAULT output leakage current	VFAULT = 5 V			1	μΑ
IPEAK	Maximum DC output current before limitation	Vcc = 24 V		1.4		Α
ILIM	Short-circuit current limitation	$R_{LOAD} = 0 \Omega$	0.7	1.1	1.7	Α
H _{yst}	I _{LIM} tracking limits			0.3		Α
T _{JSD}	Junction shutdown temperature		150	170		°C
T _{JR}	Junction reset temperature			150		°C
T _{HIST}	Junction thermal hysteresis			20		°C
Tcsp	Case shutdown temperature		115	130	145	°C
T _{CR}	Case reset temperature			110		°C
T _{CHYST}	Case thermal hysteresis			20		°C
V _{demag}	Output voltage at turn-OFF	$I_{OUT} = 0.5 A$ $I_{LOAD} > = 1 \text{ mH}$	Vcc-45	Vcc-50	Vcc-52	V

Table 7: Power switching characteristics (VCC = 24 V; -40 °C < T_J < 125 °C)

		,		-	,	
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
dV/dt(ON)	Turn-ON voltage slope	I_{OUT} = 0.5 A, resistive load 48 Ω	-	5.6	-	V/µs
dV/dt(OFF)	Turn-OFF voltage slope	I_{OUT} = 0.5 A, resistive load 48 Ω	-	2.81	-	V/µs
t _d (ON)	Turn-ON delay time (1)	I_{OUT} = 0.5 A, resistive load 48 Ω	-	17	22	μs
t _d (OFF)	Turn-OFF delay time (1)	I_{OUT} = 0.5 A, resistive load 48 Ω	-	22	40	μs
t _f	Fall time (1)	I_{OUT} = 0.5 A, resistive load 48 Ω	-	5	-	μs
tr	Rise time (1)	I _{OUT} = 0.5 A, resistive load 48 Ω	-	5	-	μs

Notes:

 $^{^{(1)}}$ See Figure 3: " $R_{DS(on)}$ measurement", Figure 5: "td(ON)-td(OFF) synchronous mode" and Figure 6: "td(ON)-td(OFF) direct control mode".

Electrical characteristics ISO8200B

Figure 3: R_{DS(on)} measurement





Figure 4: dV/dT



ISO8200B Electrical characteristics

Figure 5: td(ON)-td(OFF) synchronous mode




Figure 6: td(ON)-td(OFF) direct control mode




Table 8: Logic input and output

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
VIL	Logic input pin low level voltage (INx, OUT_EN, LOAD, SYNC)		-0.3		0.3 x V _{dd}	V
V _{IH}	Logic input pin high level voltage (INx, OUT_EN, LOAD, SYNC)		0.7 x V _{dd}		V _{dd} + 0.3	V
V _{I(HYST)}	Logic input hysteresis voltage (INx, OUT_EN, LOAD, SYNC)	$V_{dd} = 5 V$		100		mV
I _{IN}	Logic input pin current (INx, OUT_EN, LOAD , SYNC)	V _{IN} = 5 V	10			μА
twм	Power side watchdog time		272	320	400	μs

Electrical characteristics ISO8200B

Table 9: Parallel interface timings (V_{dd} = 5 V; VCC= 24 V; -40 °C < T_J < 125 °C)

	Table 9: Parallel Interface timings (V _{dd} = 5 V; VCC= 24 V; -40 °C < 13 < 125 °C)					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{dis(SYNC)}	SYNC disable time	Sync. control mode	10			μs
t _{dis(DCM)}	SYNC , LOAD disable time	Direct control mode	80			ns
tw(SYNC)	SYNC negative pulse width	Sync. control mode	20		195	μs
t _{su(LOAD)}	LOAD setup time	Sync. control mode	80			ns
t _{h(LOAD)}	LOAD hold time	Sync. control mode	400			ns
tw(LOAD)	LOAD pulse width	Sync. control mode	240			ns
t _{su(IN)}	Input setup time		80			ns
t _{h(IN)}	Input hold time		10			ns
	la and and a relative	Sync. control mode	160	160		ns
t _{w(IN)}	Input pulse width	Direct control mode	20			μs
t _{INLD}	IN to LOAD time	Direct control mode From IN variation to LOAD falling edge	80			ns
tldin	LOAD to IN time	Direct control mode From LOAD falling edge to IN variation	400			ns
t _{w(OUT_EN)}	OUT_EN pulse width		150			ns
t _{p(OUT_EN)}	OUT_EN propagation delay			22	40	μs
tjitter(SCM)	Jitter on single channel	Sync. mode			6	116
t _{jitter(DCM)}	Jiller on Single chariller	Direct mode			20	μs
f _{refresh}	Refresh delay			15		kHz

Table 10: Insulation and safety-related specifications

Symbol	Parameter	Test conditions	Value	Unit
CLR	Clearance (minimum external air gap)	Measured from input terminals to output terminals, the shortest distance through air	2.6	mm
CPG	Creepage (minimum external tracking)	Measured from input terminals to output terminals, the shortest distance path analog body	2.6	mm
СТІ	Comparative tracking index (tracking resistance)	DIN IEC 112/VDE 0303 part 1	≥ 400	V
	Isolation group	Material group (DIN VDE 0110, 1/89), table 1	Ш	-

ISO8200B Electrical characteristics

Table 11: IEC 60747-5-2 insulation characteristics

Symbol	Parameter	Test conditions	Value	Unit
V _{ISO}	Isolation voltage per UL 1577	100% production V _{TEST} = 1.2 x V _{ISO} =1644 V, t = 1 s	1370	V _{PEAK}
.,	Input-to-output test voltage as	100% production test method b, $t_m = 1$ s partial discharge < 5 pC	1644	.,
V _{PR}	per IEC 60747-5-2	Characterization test method a, t _m = 10 s partial discharge < 5 pC	1315	V _{PEAK}
V _{ІОТМ}	Transient overvoltage as per IEC 60747-5-2	Characterization test V _{TEST} = 1.2 x V _{IOTM} , t = 60 s	3500	VPEAK

6 Functional description

6.1 Parallel interface

Smart parallel interface built-in ISO8200B offers three interfacing signals easily managed by a microcontroller.

The LOAD signal enables the input buffer storing the value of the channel inputs.

The SYNC signal copies the input buffer value into the transmission buffer and manages the synchronization between low voltage side and the channel outputs on the isolated side.

The OUT_EN signal enables the channel outputs.

An internal refresh signal updates the configuration of the channel outputs with a $f_{refresh}$ frequency. This signal can be disabled forcing low the \overline{SYNC} input when \overline{LOAD} is high.

SYNC and LOAD pins can operate in direct control mode (DCM) or synchronous control mode (SCM).

The operation of these two signals is described as follows:

Table 12: Interface signal operation (general)

LOAD	SYNC	OUT_EN	Device behavior
Don't care	Don't care	Low (1)	The outputs are disabled (turned off)
High	High	High	The outputs are left unchanged
Low	High	High	The input buffer is enabled The outputs are left unchanged
High	Low	High	The internal refresh signal is disabled The transmission buffer is updated The outputs are left unchanged
Low	Low	High	The device operates in direct control mode as described in the respective paragraph

Notes:

6.1.1 Input signals (IN1 to IN8)

Inputs from IN1 to IN8 are the driving signals of the corresponding OUT1 to OUT8 outputs. Data are direct loaded on related outputs if SYNC and LOAD inputs are low (DCM operation) or stored into input buffer when LOAD is low and SYNC is high.

6.1.2 Load input data (LOAD)

The input is active low; it stores the data from IN1 to IN8 into the input buffer.

⁽¹⁾The outputs are turned off on OUT_EN falling edge and they are kept disabled as long as it is low.

6.1.3 Output synchronization (SYNC)

The input is active low; it enables the ISO8200B transmission buffer loading input buffer data and manages the transmission between the two isolated sides of the device.

6.1.4 Watchdog

The isolated side of the device provides a watchdog function in order to guarantee a safe condition when V_{dd} supply voltage is missing.

If the logic side does not update the output status within t_{WD} , all outputs are disabled until a new update request is received.

The refresh signal is also considered a valid update signal, so the isolated side watchdog does not protect the system from a failure of the host controller (MCU freezing).




Figure 7: Watchdog behavior

6.1.5 Output enable (OUT_EN)

This pin provides a fast way to disable all outputs simultaneously. When the OUT_EN pin is driven low the outputs are disabled. To enable the output stage, the OUT_EN pin has to be raised. This timing execution is compatible with an external reset push, safety requirement, and allows, in a PLC system, the microcontroller polling to obtain all internal information during a reset procedure.




Figure 8: Output channel enable timing

6.2 Direct control mode (DCM)

When SYNC and LOAD inputs are driven by the same signal, the device operates in direct control mode (DCM).

In DCM the SYNC / LOAD signal operates as an active low input enable:

- when the signal is high, the current output configuration is kept regardless the input values
- when the signal is low, each channel input directly drives the respective output

This operation mode can also be set shorting both signals to the digital ground; in this case the channel outputs are always directly driven by the inputs except when OUT EN is low (outputs disabled).

Table 13: Inte	erface signal	operation in	n direct (control mode

SYNC / LOAD	OUT_EN	Device behavior
Don't care	Low (1)	The outputs are disabled (turned off)
High	High	The outputs are left unchanged
Low	High	The channel inputs drive the outputs

Notes:

⁽¹⁾The outputs are turned off on OUT_EN falling edge and they are kept disabled as long as it is low.

🔓 Vdd Vdd OUT EN OUT EN SYNC SYNC l IN1 IN1 ISO8200B MCU ISO8200B MCU IN2 IN3 IN4 IN5 IN6 IN7 🗖 IN2 IN4 GPIO GPIO IN5 IN7 IN8 IN8 FAULT GNDdd GNDdd Inputs are enabled by MCU through the SYNC/LOAD signals Inputs are always enabled (outputs can be disabled through OUT_EN) AM14897v1

Figure 9: Direct control mode IC configuration




Figure 10: Direct control mode time diagram

6.3 Synchronous control mode (SCM)

When SYNC and LOAD inputs are independently driven, the device can operate in synchronous control mode (SCM). The SCM is used to reduce the jittering of the outputs and to drive all outputs of different devices at the same time.

In SCM the LOAD signal is forced low to update the input buffer while the SYNC signal is high. The LOAD signal is raised and the SYNC one is forced low for at least tsync(scm). During this period, the internal refresh is disabled and any pending transmission between the low voltage and the isolated side is completed. When the SYNC signal is raised the channel output configuration is changed according to the one stored in the input. If the tsync(scm) limit is met, the maximum jitter of the channel outputs is tjitter(SCM).

If more devices share the same SYNC signal, all device outputs change simultaneously with a maximum jitter related to maximum delay and maximum jitter for single device.

LOAD	SYNC	OUT_EN	Device behavior
Don't care	Don't care	Low ⁽¹⁾	The outputs are disabled (turned off)
High	High	High	The outputs are left unchanged
Low	High	High	The input buffer is enabled The outputs are left unchanged
High	Low	High	The internal refresh signal is disabled The transmission buffer is updated The outputs are left unchanged
High	Rising edge	High	The outputs are updated according to the current transmission buffer value
Low	Low	High	Should be avoided (DCM operation only)

Notes:

Figure 11: Synchronous control mode IC configuration Vdd Vdd 🗜 Ŭ Vdd OUT_EN
SYNC
LOAD HIN1 HIN2 HIN3 MCU ISO8200B T IN4 IN5 IN6 GPIO-H IN7 IN8 Vdd FAULT GND[GNDdd AM14899v1

 $^{^{(1)}}$ The outputs are turned off on OUT_EN falling edge and they are kept disabled as long as it is low.





Figure 12: Synchronous control mode time diagram

Figure 13: Multiple device synchronous control mode



6.4 Fault indication

The FAULT pin is an active low open-drain output indicating fault conditions. This pin is active when at least one of the following conditions occurs:

- Junction overtemperature of one or more channels (T_J >T_{TJSD})
- Communication error

The communication error is intended as an internal data corruption event in the data transfer through isolation. In case of communication error the outputs are initially kept in the previous status and then reset (turned off) at the first communication error during data transfer of the refresh signal.

6.4.1 Junction overtemperature and case overtemperature

The thermal status of the device is updated during each transmission sequence between the two isolated sides.

In SCM operation, when the LOAD signal is high and the SYNC one is low, the communication is disabled. In this case the thermal status of the device cannot be updated and the FAULT indication can be different from the current status.

In any case, the thermal protection of the channel outputs is always operative.





Figure 14: Thermal status update (DCM)





ISO8200B Power section

7 Power section

7.1 Current limitation

The current limitation process is active when the current sense connected on the output stage measures a current value, which is higher than a fixed threshold.

When this condition is verified the gate voltage is modulated to avoid the increase of the output current over the limitation value.

Figure below shows typical output current waveforms with different load conditions.




Figure 16: Current limitation with different load conditions

7.2 Thermal protection

The device is protected against overheating in case of overload conditions. During the driving period, if the output is overloaded, the device suffers two different thermal stresses, the former related to the junction, and the latter related to the case.

Power section ISO8200B

The two faults have different trigger thresholds: the junction protection threshold is higher than the case protection one; generally the first protection, that is active in thermal stress conditions, is the junction thermal shutdown. The output is turned off when the temperature is higher than the related threshold and turned back on when it goes below the reset threshold. This behavior continues until the fault on the output is present.

If the thermal protection is active and the temperature of the package increases over the fixed case protection threshold, the case protection is activated and the output is switched off and back on when the junction temperature of each channel in fault and case temperature is below the respective reset thresholds.

Below figures show respectively the thermal protection behavior, and the typical temperature trends and output vs. input state.





Figure 17: Thermal protection flowchart

ISO8200B Power section

Figure 18: Thermal protection





8 Reverse polarity protection

Reverse polarity protection can be implemented on board using two different solutions:

- 1. Placing a resistor (R_{GND}) between IC GND pin and load GND
- 2. Placing a diode between IC GND pin and load GND

If option 1 is selected, the minimum resistance value has to be selected according to the following equation:

R_{GND} ≥ V_{CC}/I_{GNDcc}

where I_{GNDcc} is the DC reverse ground pin current and can be found in Section 3: "Absolute maximum ratings" of this datasheet.

Power dissipated by R_{GND} during reverse polarity situations is:

 $P_D = (V_{CC})^2 / R_{GND}$

If option 2 is selected, the diode has to be chosen by taking into account $VRRM > |V_{CC}|$ and its power dissipation capability:

 $P_D \ge I_S^*V_F$



In normal conditions (no reverse polarity) due to the diode, there is a voltage drop between GND of the device and GND of the system.




Figure 19: Reverse polarity protection

This schematic can be used with any type of load.

9 Reverse polarity on V_{dd}

The reverse polarity on $V_{dd}\, can$ be implemented on board by placing a diode between GND $_{dd}\, pin$ and GND digital ground.

The diode has to be chosen by taking into account VRRM $> |V_{dd}|$ and its power dissipation capability:

 $P_D \ge I_{dd} * V_F$



In normal conditions (no reverse polarity), due to the diode, there is a voltage drop between GND_{dd} of the device and digital ground of the system.

HVdd +Vcc

Intput_i

GND_{dd}

GND_{cc}

Diode

GIPD2611131302LM

Figure 20: Reverse polarity protection on V_{dd}


Conventions ISO8200B

10 Conventions

10.1 Supply voltage and power output conventions

Figure below shows the convention used in this paper for voltage and current usage.

Figure 21: Supply voltage and power output conventions




ISO8200B Thermal information

11 Thermal information

11.1 Thermal impedance

Figure 22: Simplified thermal model



Package information ISO8200B

12 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

12.1 PowerSO-36 package information

DETAIL A

DETAIL A

Seating Plane

COPLANARITY)

Figure 23: PowerSO-36 package outline

Table 15: PowerSO-36 package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А			3.60
a1	0.10		0.30
a2			3.30
a3	0		0.10
b	0.22		0.38
С	0.23		0.32
D	15.80		16.00
D1	6.70	6.80	9.80
Е	9.40		1.60
E1	13.90		14.50
E2	10.90		11.10
E3	5.8		6.2
е		0.65	
e3		11.05	
G	0		0.10
Н	15.50		15.90
h			1.10
L	0.80		1.10
N			10°
S	0°		8°

Ordering information ISO8200B

13 Ordering information

Table 16: Ordering information

Order code	Package	Packing
ISO8200B	PowerSO-36	Tube
ISO8200BTR	PowerSO-36	Tape and reel

ISO8200B Revision history

14 Revision history

Table 17: Document revision history

Date	Revision	Changes
19-Oct-2012	1	Initial release.
01-Jul-2013	2	Updated Figure 24: Footprint recommended data and Table 15: Footprint data.
28-Oct-2013	3	Document status promoted from preliminary to production data. Added IEC bullet to features. Updated <i>Table 4</i> , <i>Table 6</i> , <i>Table 7</i> , and <i>Table 9</i> . Deleted table titled: "Insulation and safety-related specifications" and table titled: "Device immunity specifications". Changed <i>Table 10</i> : <i>IEC 60747-5-2 insulation characteristics</i> Changed <i>Figure 10</i> .
12-Nov-2013	4	Added to Table 10 CLR and CPG parameters.
29-Nov-2013	5	Removed VIORM parameter from <i>Table 10</i> . Updated <i>Section 8</i> : Reverse polarity protection. Added <i>Section 9</i> : Reverse polarity on <i>Vdd</i> . Changed <i>Figure 19</i> . Added <i>Figure 20</i> .
24-Jan-2014	6	Changed Figure 7. Added note to Table 3. Added test conditions: $T_J = 125$ °C to Table 4. Added typ. and max. values of I_{dd} to Table 5. Added max. values of td(ON) and td(OFF) to Table 7. Added typ. and max. values of $t_{p(OUT_EN)}$ to Table 9. Added $t_{jitter(DCM)}$ value to Table 9.
03-Feb-2014	7	Updated Figure 12.
06-Feb-2014	8	Updated Figure 12 and Table 9
22-Apr-2014	9	Updated EAS parameter in <i>Table 2</i> . Updated I _{PEAK} parameter in <i>Table 6</i> . Updated mechanical data.
03-Jul-2017	10	Updated features, <i>Table 1: "Pin description"</i> , <i>Section 5: "Electrical characteristics"</i> and <i>Section 6.4: "Fault indication"</i> .

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

