

+2.7V to +5.5V, Low-Power, Quad, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs

General Description

The MAX5100 parallel-input, voltage-output, guad 8-bit digital-to-analog converter (DAC) operates from a single +2.7V to +5.5V supply and comes in a space-saving 20-pin TSSOP package. Internal precision buffers swing Rail-to-Rail[®], and the reference input range includes both ground and the positive rail. All four DACs share a common reference input.

The MAX5100 provides double-buffered logic inputs: four 8-bit buffer registers followed by four 8-bit DAC registers. This keeps the DAC outputs from changing during the write operation. An asynchronous control pin, LDAC, allows for simultaneous updating of the DAC registers.

The MAX5100 features a shutdown mode that reduces current to 1nA, as well as a power-on reset mode that resets all registers to code 00 hex on power-up.

Features

- +2.7V to +5.5V Single-Supply Operation
- Ultra-Low Supply Current 0.4mA while Operating 1nA in Shutdown Mode
- Ultra-Small 20-Pin TSSOP Package
- Ground to VDD Reference Input Range
- Output Buffer Amplifiers Swing Rail-to-Rail
- Double-Buffered Registers for Synchronous Updating
- Power-On Reset Sets All Registers to Zero

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX5100AEUP	-40°C to +85°C	20 TSSOP	±1
MAX5100BEUP	-40°C to +85°C	20 TSSOP	±2

Applications Digital Gain and Offset Adjustments **Programmable Attenuators** Portable Instruments

Power-Amp Bias Control

Pin Configuration



Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

M/IXI/M

Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800. For small orders, phone 1-800-835-8769.

MAX5100

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND	0.3V to +6V
D_, A_, WR, SHDN, LDAC to GND	0.3V to +6V
REF to GND	
OUT_ to GND	0.3V to V _{DD}
Maximum Current into Any Pin	±50mA
Continuous Power Dissipation ($T_A = +70^{\circ}$	C)

20-Pin TSSOP (derate 7.0mW/°C above +70°C)559mW

Operating Temperature Range

MAX5100_EUP	-40°C to +85°C
Maximum Junction Temperature.	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s	sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = V_{REF} = +2.7V \text{ to } +5.5V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN} \text{ to } T_{MAX}$, unless otherwise noted. Typical values are at $V_{DD} = V_{REF} = +3V$ and $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS	
STATIC ACCURACY								
Resolution						8	Bits	
Integral Nonlinearity (Note 1)	INL	MAX5100A				±1	LSB	
integral Nonineanty (Note 1)	IINL	MAX5100B				±2	LSD	
Differential Nonlinearity (Note 1)	DNL	Guaranteed monotonic	C			±1	LSB	
Zero-Code Error	ZCE	Code = 00 hex				±20	mV	
Zero-Code-Error Supply Rejection		Code = 00 hex, V_{DD} =	2.7V to 5.5V			10	mV	
Zero-Code Temperature Coefficient		Code = 00 hex			±10		µV/°C	
Gain Error (Note 2)		Code = F0 hex				±1	%	
Gain-Error Temperature Coefficient		Code = F0 hex			±0.001		LSB/°C	
			$V_{DD} = 2.7V \text{ to } 3.6V,$ $V_{REF} = 2.5V$			1	1.05	
Power-Supply Rejection		Code = FF hex $V_{DD} = 4.5V \text{ to } 5.5V,$ $V_{REF} = 4.096V$				1	LSB	
REFERENCE INPUT				1				
Input Voltage Range				0		V _{DD}	V	
Input Resistance				320	460	600	kΩ	
Input Capacitance					15		pF	
DAC OUTPUTS		1						
Output Voltage Range		RL = ∞		0		VREF	V	
DIGITAL INPUTS								
Input High Voltage	νц	$V_{\text{IH}} \qquad \frac{V_{\text{DD}} = 2.7 \text{V to } 3.6 \text{V}}{V_{\text{DD}} = 3.6 \text{V to } 5.5 \text{V}}$		2			- V	
				3				
Input Low Voltage	VIL					0.8	V	
Input Current	liN	$V_{IN} = V_{DD} \text{ or } GND$				±1.0	μA	
Input Capacitance	CIN				10		pF	



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = V_{REF} = +2.7V \text{ to } +5.5V, R_L = 10k\Omega, C_L = 100pF, T_A = T_{MIN} \text{ to } T_{MAX}$, unless otherwise noted. Typical values are at $V_{DD} = V_{REF} = +3V$ and $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	МАХ	UNITS
DYNAMIC PERFORMANCE							
Output Voltage Slew Rate		From code 00 to code F0 hex			0.6		V/µs
Output Settling Time (Note 3)		To 1/2LSB, from code	10 to code F0 hex		6		μs
Channel-to-Channel Isolation (Note 4)		Code 00 to code FF h	ex		500		nVs
Digital Feedthrough (Note 5)		Code 00 to code FF h	ex	0.5		nVs	
Digital-to-Analog Glitch Impulse		Code 80 hex to code	7F hex	90		nVs	
Signal-to-Noise plus Distortion	SINAD V	$V_{REF(DC)} = 1.5V,$ $V_{DD} = 3V,$ code = FF hex	REF = 2.5Vp-p at 1kHz		70		
Ratio			REF = 2.5Vp-p at 10kHz		60		- dB
Multiplying Bandwidth		REF = 0.5Vp-p, $V_{REF(DC)}$ = 1.5V, V _{DD} = 3V, -3dB bandwidth		650		kHz	
Wideband Amplifier Noise					60		μV _{RMS}
Shutdown Recovery Time	tsdr	To $\pm 1/2$ LSB of final value of V _{OUT}			13		μs
Time to Shutdown	t SDN	I _{DD} < 5µA			20		μs
POWER SUPPLIES							
Power-Supply Voltage	V _{DD}			2.7		5.5	V
Supply Current (Note 6)	IDD				370	700	μA
Shutdown Current					0.001	1	μA
DIGITAL TIMING (Figure 1) (Note	e 7)						
Address to WR Setup	tas			5			ns
Address to WR Hold	t _{AH}			0			ns
Data to WR Setup	t _{DS}			25			ns
Data to WR Hold	tDH			0			ns
WR Pulse Width	twR			20			ns
LDAC Pulse Width (Note 8)	tLD			20			ns

Note 1: Reduced digital code range (code 00 hex to code F0 hex) due to swing limitations when the output amplifier is loaded.

Note 2: Gain error is: [100 (V_{F0,meas} - ZCE - V_{F0,ideal}) / V_{REF}]. Where V_{F0,meas} is the DAC output voltage with input code F0 hex, and V_{F0,ideal} is the ideal DAC output voltage with input code F0 hex (i.e., V_{REF} • 240 / 256).

Note 3: Output settling time is measured from the 50% point of the falling edge of \overline{WR} to $\pm 1/2LSB$ of V_{OUT}'s final value.

Note 4: Channel-to-channel isolation is defined as the glitch energy at a DAC output in response to a full-scale step change on any other DAC output. The measured channel has a fixed code of 80 hex.

Note 5: Digital feedthrough is defined as the glitch energy at any DAC output in response to a full-scale step change on all eight data inputs with WR at V_{DD}.

Note 6: $R_L = \infty$, digital inputs at GND or V_{DD}.

Note 7: Timing measurement reference level is $(V_{IH} + V_{IL}) / 2$.

Note 8: If LDAC is activated prior to WR's rising edge, it must stay low for tLD (or longer) after WR goes high.



3



Figure 1. Timing Diagram

MAX5100

Typical Operating Characteristics

 $(V_{DD} = V_{REF} = +3V, R_L = 10k\Omega, C_L = 100pF, code = FF hex, T_A = +25^{\circ}C, unless otherwise noted.)$



Typical Operating Characteristics (continued)

 $(V_{DD} = V_{REF} = +3V, R_L = 10k\Omega, C_L = 100pF, code = FF hex, T_A = +25^{\circ}C, unless otherwise noted.)$



1µs/div



/N/IXI/N

0

32

64

-0.3 -0.4 -0.5

96 128 160 192 224 256

DIGITAL CODE

Pin Description

PIN	NAME	FUNCTION
1	OUTB	DAC B Voltage Output
2	OUTA	DAC A Voltage Output
3	VDD	Positive Supply Voltage. Bypass VDD to GND using a 0.1µF capacitor.
4	REF	Reference Voltage Input
5	SHDN	Shutdown. Connect SHDN to GND for normal operation.
6	WR	Write Input (active low). Use $\overline{\text{WR}}$ to load data into the DAC input latch selected by A0 and A1.
7–14	D7-D0	Data Inputs 7–0
15	LDAC	Load DAC Input (active low). Drive the asynchronous LDAC input low to transfer the contents of all input latches to their respective DAC latch.
16	A1	DAC Address Select Bit (MSB)
17	AO	DAC Address Select Bit (LSB)
18	GND	Ground
19	OUTD	DAC D Voltage Output
20	OUTC	DAC C Voltage Output

Detailed Description

Digital-to-Analog Section

The MAX5100 uses a matrix decoding architecture for the DACs. The external reference voltage is divided down by a resistor string placed in a matrix fashion. Row and column decoders select the appropriate tab from the resistor string to provide the needed analog voltages. The resistor network converts the 8-bit digital input into an equivalent analog output voltage in proportion to the applied reference voltage input. The resistor string presents a code-independent input impedance to the reference and guarantees a monotonic output.

The device can be used in multiplying applications. The voltages are buffered by rail-to-rail op amps connected in a follower configuration to provide a rail-to-rail output. The functional block diagram for the MAX5100 is shown in Figure 2.

Low-Power Shutdown Mode

The MAX5100 features a shutdown mode that reduces current consumption to 1nA. A high voltage on the shutdown pin shuts down the DACs and the output amplifiers. In shutdown mode, the output amplifiers enter a high-impedance state. When bringing the device out of shutdown, allow 13 $\!\mu s$ for the output to stabilize.

Output Buffer Amplifiers

The DAC outputs are internally buffered by precision amplifiers with a typical slew rate of 0.6V/µs. The typical settling time to $\pm 1/2$ LSB at the output is 6µs when loaded with 10k Ω in parallel with 100pF.

Reference Input

The MAX5100 provides a code-independent input impedance on the REF input. The input impedance is typically $460k\Omega$ in parallel with 15pF, and the reference input voltage range is 0 to V_{DD}. The reference input accepts positive DC signals as well as AC signals with peak values between 0 and V_{DD}. The voltage at REF sets the full-scale output voltage for the DAC. The output voltage (V_{OUT}) for any DAC is represented by a digitally programmable voltage source as follows:

$V_{OUT} = (N_B \cdot V_{REF}) / 256$

where $N_{\mbox{\scriptsize B}}$ is the numeric value of the DAC binary input code.

Digital Inputs and Interface Logic

In the MAX5100, address lines A0 and A1 select the DAC that receives data from D0–D7, as shown in Table 1.





Figure 2. Functional Diagram

Table 1. MAX5100 Address Table (Partial)

LDAC	WR	A1	A0	LATCH STATE
Н	Н	Х	Х	Input and DAC data latched
Н	L	L	L	DAC A input latch transparent
L	Н	Х	Х	All 4 DACs' DAC latches transparent
L	L	L	L	DAC A input registers transpar- ent and all 4 DACs' DAC latches transparent
Н	L	L	Н	DAC B input latch transparent
Н	L	Н	L	DAC C input latch transparent
Н	L	Н	Н	DAC D input latch transparent

H = High state, L = Low state, X = Don't care

When \overline{WR} is low, the addressed DAC's input latch is transparent. Data is latched when \overline{WR} is high.

The MAX5100 LDAC feature allows simultaneous updating of all four DACs. LDAC low latches the data in the data registers to the DAC registers. If simultaneous updating is not required, tie LDAC low to keep the DAC latches transparent. If WR and LDAC are low simultaneously, avoid output glitches by ensuring that data is valid before the two signals go low. When the device powers up (i.e., VDD ramps up), all latches are internally preset with code 00 hex.

Applications Information

External Reference

MAX5100

The reference source resistance must be considerably less than the reference input resistance. To keep within 1LSB error in an 8-bit system, R_S must be less than R_{REF} / 256. Hence, maintain a value of R_S <1k Ω to ensure 8-bit accuracy. If V_{REF} is DC only, bypass REF to GND with a 0.1µF capacitor. Values greater than this improve noise rejection.

Power Sequencing

The voltage applied to REF should not exceed V_{DD} at any time. If proper power sequencing is not possible, connect an external Schottky diode between REF and V_{DD} to ensure compliance with the absolute maximum ratings.

Power-Supply Bypassing and Ground Management

Digital or AC transient signals on GND can create noise at the analog output. Return GND to the highest-quality ground available. Bypass V_{DD} with a 0.1µF capacitor, located as close to V_{DD} and GND as possible.

Careful PC board ground layout minimizes crosstalk between the DAC outputs and digital inputs.

Chip Information

TRANSISTOR COUNT: 6848



7



SSOP.EP DIMEN ΙΠΝ 1.00 1.00 MILLI ETER MIN. MIN MA MΔ A A Π Π 0.0 .00 Az .03 0.8 b 0.1 bl 0.19 .007 1.00 0.090 С .003 0.090 IDNS 169 BS 026 BS F EXPOSED DIE PAD .020 0.50 Ш N VARIATIONS VARIATIONS TOP VIEW BOTTOM VIEW JEDEC VARIATIONS MILLIMETERS MD-153 Ν INCHES MIN e-MΔ MΔ 14 D AB 4.90 5.10 .201 .193 A(16 D 4.90 5.10 AC-EP 4.90 5.10 193 16 D .201 2.85 .112 .124 X 31 50 D X 6.60 AD .260 .171 .311 SEATING AD-EP 6.40 6.60 252 DETAIL "A" .<u>157</u> .303 п 4.00 <u>4.34</u> 7.90 24 D AE SIDE VIEW END VIEW AF AF-EF 28 D 9.60 9.80 .<u>378</u> .378 386 9.80 D 9.60 .386 5.65 5.35 211 0.25 WITH PLATING LEAD TIP DETAIL DETAIL 'A' BASE METAL NDTES: 1. DIMENSIONS D AND E DO NOT INCLUDE FLASH. 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .15 mm PER SIDE. 3. CONTROLLING DIMENSION: MILLIMETER. 4. MEETS JEDEC OUTLINE MO-153 VARIATIONS AB, AC, AD, AE, AF. 5. DIMENSIONS X AND Y APPLY TO EXPOSED PAD (EP) VERSIONS ONLY. 6. EXPOSED PAD FLUSH WITH BOTTOM OF PACKAGE WITHIN .002". //|/|X|//| PACKAGE DUTLINE, TSSDP, 4.40mm BDDY, 0.65mm PITCH DOCUMENT CONTROL NO APPROVAL $\frac{1}{1}$ С 21-0066

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1999 Maxim Integrated Products

8

Printed USA

is a registered trademark of Maxim Integrated Products.

Package Information