General Description

The MAX9989 and MAX9990 LO buffers provide the high output (+14dBm to +20dBm) necessary to drive the LO inputs of high-linearity passive mixers, while offering 40dB reverse isolation to prevent LO pulling. The MAX9989 is internally matched for the cellular/GSM bands, and the MAX9990 is matched for the DCS/PCS/UMTS bands.

The *Typical Application Circuit* provides a nominal +17dBm output power with \pm 1dB variation over supply, temperature, and input power. With two optional resistors, the output power can be precision set from +14dBm to +20dBm. The devices offer more than 35dB main driver output to PLL amp output isolation. Each device is offered in a 5mm × 5mm 20-pin thin QFN package with exposed paddle.

Applications

Cellular/GSM/DCS/PCS/UMTS Base Station Tx/Rx LO Drives Coherent Receivers ISM Wireless LAN Wireless Local Loop Local Multipoint Distribution Service Point-to-Point Systems

Features

- ♦ ±1dB Output Power Variation
- +14dBm to +20dBm Adjustable Output Power
- ♦ 40dB Reverse Isolation
- Better Than 35dB Main Driver Output to PLL Amp Output Isolation
- Low Output Noise: -170dBc/Hz at +17dBm
- 110mA Supply Current at +17dBm
- ESD Protection
- Isolated PLL Output (+3dBm)

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	FREQUENCY RANGE (MHz)
MAX9989ETP	-40°C to +85°C	20 Thin QFN-EP*	700 to 1100
MAX9990ETP	-40°C to +85°C	20 QFN-EP*	1500 to 2200

*EP = Exposed paddle.

Typical Application Circuit/Pin Configuration appears at end of data sheet.



Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Typical Operating Circuit and Block Diagram

ABSOLUTE MAXIMUM RATINGS

VCC1, VCC2, VCC3, VCCREF to GND	0.3V to +6.0V
IN to GND	0.3V to (V _{CC} + 0.3V)
OUTLO, OUTPLL to GND	0.3V to (V _{CC} + 0.3V)
REF to GND	Source/Sink 5mA
INBIAS, OUTBIAS to GND	0.3V to +0.75V
PLLBIAS	Sink 25mA
RF Input Power	+20dBm

Continuous Power Dissipation (T _A = +70°C) 20-Pin Thin QFN (derate 21mW/°C above +	⊦70°C)1667mW
θ _{JA}	
Junction Temperature	
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS—MAX9989

(*Typical Application Circuit*, V_{CC} = 4.75V to 5.25V, input and outputs terminated in 50 Ω , T_A = -40°C to +85°C. Typical specifications are for V_{CC} = 5.0V and T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Supply Voltage	V _{CC}		4.75	5.00	5.25	V
		Low power setting (see Table 1 for resistor values)		77		
Supply Current	ICC	Nominal power setting (R2–R5 not installed) (Note 2)	94	105	116	mA
		High power setting (see Table 1 for resistor values)		146		

DC ELECTRICAL CHARACTERISTICS—MAX9990

(*Typical Application Circuit*, V_{CC} = 4.75V to 5.25V, input and outputs terminated in 50 Ω , T_A = -40°C to +85°C. Typical specifications are for V_{CC} = 5.0V and T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Supply Voltage	V _{CC}		4.75	5.00	5.25	V
		Low power setting (see Table 1 for resistor values)		87		
Supply Current	ICC	Nominal power setting (R2–R5 not installed) (Note 2)	98	111	122	mA
		High power setting (see Table 1 for resistor values)		154		

AC ELECTRICAL CHARACTERISTICS—MAX9989

(*Typical Application Circuit*, V_{CC} = 4.75V to 5.25V, 50 Ω environment, +4dBm < P_{IN} < +10dBm, 700MHz < f_{IN} < 1100MHz, T_A = -40°C to +85°C, unless otherwise noted. Typical specifications are for V_{CC} = 5.0V, P_{IN} = +7dBm, f_{IN} = 900MHz, and T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Operating Frequency	f		700		1100	MHz
		Low power setting, P _{IN} = +4dBm (see Table 1 for resistor values)		14.3		
Output Power	Poutlo	Nominal power setting, +4dBm < P_{IN} < +10dBm 4.75V < V_{CC} < 5.25V -40°C < T_A < +85°C (R2–R5 not installed)		17.3 ±0.8		dBm
		High power setting, P _{IN} = +10dBm (see Table 1 for resistor values)		19.7		
Output Power (PLL Driver)	POUTPLL			3.7		dBm
Input VSWR	VSWRIN			1.2:1		
Output VSWR	VSWROUT			1.7:1		
Output-Noise Power Density	P _{NOISE}	V _{CC} = 5.0V, ±100MHz offset (R2–R5 not installed)		-152		dBm/Hz
OUTLO to RFIN Isolation	S12	V _{CC} = 5.0V, nominal power setting (R2–R5 not installed)		48		dB

AC ELECTRICAL CHARACTERISTICS—MAX9990

(*Typical Application Circuit*, $V_{CC} = 4.75V$ to 5.25V, 50Ω environment, +6dBm < $P_{IN} < +12dBm$, 1500MHz < $f_{IN} < 2200$ MHz, and $T_A = -40^{\circ}$ C to +85°C, unless otherwise noted. Typical specifications are for $V_{CC} = 5.0V$, $P_{IN} = +9dBm$, $f_{IN} = 1800$ MHz, and $T_A = +25^{\circ}$ C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Operating Frequency	f		1500		2200	MHz
		Low power setting, P _{IN} = +6dBm (see Table 1 for resistor values)		14.2		
Output Power	Poutlo	Nominal power setting, +6dBm < P _{IN} < +12dBm 4.75V < V _{CC} < 5.25V -40°C < T _A < +85°C (R2–R5 not installed)		17.3 ±0.8		dBm
		High power setting, P _{IN} = +12dBm (see Table 1 for resistor values)		19.5		
Output Power (PLL Driver)	POUTPLL			3.6		dBm
Input VSWR	VSWRIN			1.5:1		
Output VSWR	VSWROUT			1.4:1		
Output-Noise Power Density	PNOISE	$V_{CC} = 5.0V, \pm 100MHz \text{ offset}$		-152		dBm/Hz
OUTLO to RFIN Isolation	S12	V _{CC} = 5.0V, nominal power setting (R2–R5 not installed)		49		dB

Note 1: Devices are 100% DC screened and AC production tested for functionality. Data sheet typical specifications are derived from the average of 30 units from a typical lot, and are tested under the conditions specified for the typical specifications.
Note 2: DC current limits at -40°C are guaranteed by design and characterization.



Typical Operating Characteristics

(V_{CC} = 5.0V, nominal bias, f_{IN} = 900MHz, P_{IN} = +7dBm, T_A = +25°C, unless otherwise noted.) (Shaded regions are outside the guaranteed operating range, and are provided for reference only.)



0662XMA/9899/MAX9990

4

_Typical Operating Characteristics (continued)

 $(V_{CC} = 5.0V, \text{ nominal bias, } f_{IN} = 900MHz, P_{IN} = +7dBm, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ (Shaded regions are outside the guaranteed operating range, and are provided for reference only.)

MAX9989



M/IXI/M



(V_{CC} = 5.0V, nominal bias, f_{IN} = 1800MHz, P_{IN} = +9dBm, T_A = +25°C, unless otherwise noted.) (Shaded regions are outside the guaranteed operating range, and are provided for reference only.)



0666XAM9989/MAX9990

6

_Typical Operating Characteristics (continued)

(V_{CC} = 5.0V, nominal bias, f_{IN} = 1800MHz, P_{IN} = +9dBm, T_A = +25°C, unless otherwise noted.) (Shaded regions are outside the guaranteed operating range, and are provided for reference only.)



7

MAX9989/MAX9990

Pin Description

PIN	NAME	FUNCTION
1, 4, 8, 9, 13–18, EP	GND	Ground. Provide 5–10 plated vias from EP to system ground plane for optimal thermal and RF performance.
2	IN	Input. Internally matched 50 Ω RF input. AC couple to this pin so as not to disturb input bias level.
3	VCCREF	Supply. Supply connection for on-chip voltage and current references. See <i>Applications Information</i> for information on decoupling.
5	REF	Voltage Reference Output. Output for on-chip 1.5V bandgap voltage reference. See the <i>Applications Information</i> section for information on decoupling.
6	BIASIN	Bias Connection for Input Buffer. Set compressed power point for input amplifier with a resistor to REF or GND. For +17dBm output power, no external biasing resistors are required. See the <i>Applications Information</i> section for more information.
7	BIASOUT	Bias Connection for LO Output Amplifier. Set compressed power point for OUTLO with a resistor to REF or ground. For +17dBm output power, no external biasing resistors are required. See the <i>Applications Information</i> section for more information.
10	OUTLO	LO Output. Internally matched 50 Ω RF output. AC couple to this pin so as not to disturb output bias level.
11, 12	VCC2	Supply. Supply connection for OUTLO.
19	VCC1	Supply. Supply connection for input amplifier.
20	OUTPLL	PLL Output. Output for driving optional external PLL. Requires external 100Ω pullup to V _{CC} for bias. For applications not requiring the PLL driver, removing R1 leaves OUTPLL unbiased, saving about 12mA current.

_Detailed Description

The MAX9989/MAX9990 LO buffers each consist of a single-input amplifier, an output amplifier, and a second buffer amplifier to drive the LO's PLL. The bias currents for the amplifiers are adjustable through off-chip resistors, allowing the output level to be precision set anywhere from +14dBm to +20dBm. The PLL output is preset to +3dBm (about 900mV_{P-P} into 50 Ω).

Power levels are typically ±1dB over the full supply, input power, and temperature range. Precision power control is achieved by internal control circuitry. Maintaining tight power control keeps the system engineer from over specifying the LO drive in order to guarantee a linearity specification in the base-station mixer. More than 40dB isolation between the LO output and the input prevents VCO pulling.

The MAX9989 is specified from 700MHz to 1100MHz, and the MAX9990 is specified from 1500MHz to 2200MHz. Both are offered in compact 5mm × 5mm 20-pin QFN thin packages with EP.

Input Amplifier

A single low-noise input amplifier provides gain and isolation. The compressed output power for this stage is controlled by the bias setting resistors R2 or R4 (see the *Typical Application Circuit*). These resistors are not required for the nominal +17dBm output; see Table 1 for bias resistor values to obtain +14dBm to +20dBm output power.

The input is internally matched to 50Ω , and typical VSWR is no more than 2:1 over all operating conditions. Since the input is internally biased, provide a DC block at the input pin.

PLL Amplifier and Output

A small amount of power is tapped off from the input amplifier's output, and fed to a high-isolation buffer to drive the PLL output at about +3dBm. If the PLL output is not required, it can be disabled by removing R1; disabling the PLL output saves 12mA supply current.



NOMINAL OUTPUT POWER (dBm)	R2 (k Ω)	R4 (kΩ)	R3 (k Ω)	R5 (k Ω)	MAX9989 INPUT DRIVE (dBm)	MAX9990 INPUT DRIVE (dBm)
+20	1.35	Open	2.0	Open	10 ±3	12 ±3
+19	2.2	Open	3.0	Open	9 ±3	11 ±3
+18	5.0	Open	6.0	Open	8 ±3	10 ±3
+17	Open	Open	Open	Open	7 ±3	9 ±3
+16	Open	1.8	Open	3.0	6 ±3	8 ±3
+15	Open	0.9	Open	1.1	5 ±3	7 ±3
+14	Open	0.6	Open	0.6	4 ±3	6 ±3

Table 1. External Resistor Values for +14dBm to +20dBm Output Power

Table 2. Component Values for TypicalApplication Circuit

	COMPONE	ENT VALUE
DESIGNATION	MAX9989 (LOWBAND)	MAX9990 (HIGHBAND)
C1, C2, C4, C6, C8, C9, C10	47pF	22pF
C3, C7, C11	0.1µF	0.1µF
C5	5pF	22pF
R2-R5	See Table 1	See Table 1
R1	100Ω	100Ω

Output Amplifier

The output amplifier is similar to the input amplifier, except it is biased higher to provide more output power. For example, with an input power of +10dBm, the MAX9989 can deliver +20dBm. The bias is adjustable; see Table 1 for details.

The RF output is internally matched to 50Ω , with a typical VSWR limit of 2:1. Provide DC-blocking capacitors at the outputs.

Applications Information

Input and Output Matching

All input and output matching is accomplished on chip; no external matching circuitry is required. Use a DC block of about 47pF (low band) or 22pF (high band) at the input and the outputs. Because these parts are internally broadband matched, adjusting external component values can optimize performance for a particular band.

Input Drive Level

In the case of the MAX9989, the typical required input drive level is +7dBm for +17dBm output, or +10dBm for +20dBm output. The MAX9990 uses slightly higher input levels (see Table 1). The typical VCO cannot provide sufficient drive by itself; the typical application follows the VCO with attenuation (about +3dB), and then with a low-noise gain block. This allows the VCO to drive the MAX9989/MAX9990 input at the required level without being load-pulled.

Output Drive Level

The output drive of the MAX9989/MAX9990 is nominally +17dBm ± 1 dB. This is the typical application, with no external bias-setting resistors at INBIAS and OUTBIAS. Output power can be set from +14dBm to +20dBm by using the bias-setting resistor values listed in Table 1.

Chip Information

TRANSISTOR COUNT: 89 PROCESS: BICMOS



M/IXI/M

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

				CC	OMMON	I DIME	NSIO	NS						EX	KPOS	ED P	AD VA	ARIAT	FIONS	
PKG.		16L 5x5			20L 5x5			28L 5x5			32L 5x5		PKG	i.		D2			E2	
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	COD		MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	T165	55-1	3.00	3.10	3.20	3.00	3.10	3.20
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05	T205	5-2	3.00	3.10	3.20	3.00	3.10	3.20
A3	Ċ).20 REF		().20 REF		().20 REI	F.	(0.20 REI		T285		3.15	3.25	3.35	3.15	3.25	3.35
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	T285		2.60	2.70		2.60	2.70	2.80
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	T325	55-2	3.00	3.10	3.20	3.00	3.10	3.20
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10								
е		0.80 BS	Ċ.		0.65 BS	Ċ.		0.50 BS	Ċ.	(0.50 BS	Ċ.								
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-								
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50								
N		16			20			28			32									
ND		4			5			7			8									
NE		4			5			7			8									
IEDEC		WHHB			WHHC		<u> </u>	WHHD	-1		WHHD	-2								
SPP-0 ZONE	NSIONIN DIMENSIC THE TOTA FERMINA D12. DET INDICAT NSION b A TERMIN	IG & TOL DNS ARE AL NUMB L #1 IDE TAILS OF TED. THE APPLIES NAL TIP.	IN MILLI BER OF T NTIFIER TERMIN TERMIN TERMIN	METERS ERMINA AND TEI AL #1 ID IAL #1 II TALLIZEI	FORM TC 3. ANGLE LLS. RMINAL I ENTIFIE DENTIFIE DENTIFIE D TERMIN	S ARE IN NUMBER R ARE OI R MAY E NAL AND	N DEGF RING CO PTIONA BE EITH	-1994. REES. DNVENTI IL, BUT N IER A MC ASURED	ON SHA AUST B DLD OR BETWE	E LOCAT MARKEI EN 0.25	IFORM T TED WITI D FEATU 5 mm ANE	O JESD 95 HIN THE								
TES: 1. DIME! 2. ALL D 3. N IS T 3. THE T SPP-0 ZONE 3. DIME!	NSIONIN DIMENSIC THE TOTA FERMINA D12. DET E INDICAT NSION b A TERMIN ND NE RE	IG & TOL DNS ARE AL NUME AL #1 IDE TAILS OF TED. THE APPLIES NAL TIP. EFER TO	IN MILLI BER OF T NTIFIER TERMIN TERMIN TO MET	METERS ERMINA AND TEI AL #1 ID IAL #1 ID IAL #1 ID TALLIZEI MBER C	FORM TC 3. ANGLE LLS. RMINAL I ENTIFIE DENTIFIE D TERMIN	IN ARE IN NUMBER R ARE OI IR MAY E NAL AND	N DEGR RING CO PTIONA BE EITH IS MEA N EACH	-1994. REES. DNVENTI IL, BUT N IER A MC ASURED	ON SHA AUST B DLD OR BETWE	E LOCAT MARKEI EN 0.25	IFORM T TED WITI D FEATU 5 mm ANE	O JESD 95 HIN THE IRE.								
TES: 1. DIME! 2. ALL D 3. N IS T THE T SPP-0 ZONE DIME! FROM MD AN 7. DEPO	NSIONIN DIMENSIC THE TOTA TERMINA 12. DET INDICAT NSION b A TERMIN ND NE RE DPULATIC	IG & TOL DNS ARE AL NUME L #1 IDE TED. THE APPLIES NAL TIP. EFER TO DN IS PO	IN MILLI BER OF T NTIFIER TERMIN TERMIN TO MET TO MET	METERS ERMINA AND TEI AL #1 ID IAL #1 II TALLIZEI MBER C N A SYM	FORM TC 3. ANGLE LLS. RMINAL I DENTIFIE DENTIFIE D TERMI D TERMI MMETRIC	S ARE IN NUMBER R ARE OI R MAY E NAL AND NALS ON AL FASH	N DEGF RING CC PTIONA BE EITH IS MEA N EACH HON.	1994. REES. DNVENTI NL, BUT N IER A MC ASURED I D AND I	ON SHA AUST B DLD OR BETWE E SIDE I	E LOCAT MARKEI EN 0.25 RESPEC	IFORM T TED WITI D FEATU 5 mm ANE STIVELY.	O JESD 95 HIN THE IRE.	Γ				1)			·/
TES: 1. DIMEN 2. ALL D 3. N IS T SPP-0 ZONE DIMEN FROM 0. DEPO COPL	NSIONIN DIMENSIC THE TOTA TERMINA 12. DET INDICAT NSION b A TERMIN ND NE RE DPULATIC ANARITY	IG & TOL DNS ARE AL NUME L #1 IDE TED. THE APPLIES NAL TIP. EFER TO DN IS PO Y APPLIE	IN MILLI BER OF T NTIFIER TERMIN TERMIN TO MET THE NU SSIBLE I STO TH	METERS ERMINA AND TEI AL #1 ID IAL #1 ID IAL #1 II TALLIZEI MBER C N A SYN E EXPO	FORM TC 3. ANGLE LLS. RMINAL I DENTIFIE DENTIFIE D TERMI D TERMI MMETRIC SED HEA	S ARE IN NUMBER R ARE OI R MAY E NAL AND NALS ON AL FASH	N DEGF RING CC PTIONA BE EITH IS MEA N EACH HON.	1994. REES. DNVENTI NL, BUT N IER A MC ASURED I D AND I	ON SHA AUST B DLD OR BETWE E SIDE I	E LOCAT MARKEI EN 0.25 RESPEC	IFORM T TED WITI D FEATU 5 mm ANE STIVELY.	O JESD 95 HIN THE IRE.	F	PROPRIETA TLE:	ARY INFOR	RMATION				'V
TES: 1. DIMEN 2. ALL D 3. N IS T 3. THE T SPP-0 2. ONE 2. DIMEN 5. DIMEN 6. DRAW	NSIONIN DIMENSIC THE TOTA FERMINA 12. DET I NDICAT NSION b A TERMIN ND NE RE DPULATIC ANARITY VING CO	IG & TOL DNS ARE AL NUME L #1 IDE TAILS OF TED. THE APPLIES NAL TIP. EFER TO DN IS PO Y APPLIE NFORMS	IN MILLI BER OF T NTIFIER TERMIN TERMIN TO MET TO MET THE NU SSIBLE I SSIBLE I STO TH	METERS ERMINA AND TEI AL #1 ID IAL #1 II TALLIZEI MBER C N A SYN E EXPO EC MO2	FORM TC S. ANGLE LLS. RMINAL I ENTIFIED DENTIFIED TERMII DF TERMII IMETRIC SED HEA 20.	S ARE IN NUMBER R ARE OI R MAY E NAL AND NALS ON AL FASH	N DEGF RING CC PTIONA BE EITH IS MEA N EACH HON.	1994. REES. DNVENTI NL, BUT N IER A MC ASURED I D AND I	ON SHA AUST B DLD OR BETWE E SIDE I	E LOCAT MARKEI EN 0.25 RESPEC	IFORM T TED WITI D FEATU 5 mm ANE STIVELY.	O JESD 95 HIN THE IRE.	F				INE			
TES: 1. DIMEI 2. ALL D 3. N IS T 3. N IS T 4. THE T SPP-0 ZONE 2. ONE 5. DIMEI FROM 6. ND AN	NSIONIN DIMENSIC THE TOTA FERMINA 12. DET I NDICAT NSION b A TERMIN ND NE RE DPULATIC ANARITY VING CO	IG & TOL DNS ARE AL NUME L #1 IDE TAILS OF TED. THE APPLIES NAL TIP. EFER TO DN IS PO Y APPLIE NFORMS	IN MILLI BER OF T NTIFIER TERMIN TERMIN TO MET TO MET THE NU SSIBLE I SSIBLE I STO TH	METERS ERMINA AND TEI AL #1 ID IAL #1 II TALLIZEI MBER C N A SYN E EXPO EC MO2	FORM TC S. ANGLE LLS. RMINAL I ENTIFIED DENTIFIED TERMII DF TERMII IMETRIC SED HEA 20.	S ARE IN NUMBER R ARE OI R MAY E NAL AND NALS ON AL FASH	N DEGF RING CC PTIONA BE EITH IS MEA N EACH HON.	1994. REES. DNVENTI NL, BUT N IER A MC ASURED I D AND I	ON SHA AUST B DLD OR BETWE E SIDE I	E LOCAT MARKEI EN 0.25 RESPEC	IFORM T TED WITI D FEATU 5 mm ANE STIVELY.	O JESD 95 HIN THE IRE.	F	PROPRIETA TLE:		OUTL			5x5x0	

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

_____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2002 Maxim Integrated Products

12

Printed USA is a registered trademark of Maxim Integrated Products.