



## **NTE4514B & NTE4515B Integrated Circuit CMOS, 4-Bit Latch/4-to-16 Line Decoder**

### **Description:**

The NTE4514B (output active high option) and NTE4515B (output active low option) are two output options of a 4-to-16 line decoder with latched inputs. The NTE4514B presents a logical "1" at the selected output, whereas the NTE4515B presents a logical "0" at the selected output. The latches are R-S type flip-flops which hold the last input data presented prior to the strobe transition from "1" to "0". These high and low options of a 4-bit latch/4-to-16 line decoder are constructed with N-channel and P-channel enhancement mode devices in a single monolithic structure. The latches are R-S type flip-flops and data admitted upon a signal incident at the strobe input, decoded, and presented at the output.

These complementary circuits find primary use in decoding applications where low power dissipation and/or high immunity is desired.

### **Features:**

- Quiescent Current = 5nA/Package (Typ) at 5Vdc
- Noise Immunity = 45% of V<sub>DD</sub> (Typ)
- Supply Voltage Range: 3Vdc to 18Vdc
- Capable of Driving Two Low-Power TTL Loads, One Low-Power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range
- Single Supply Operation – Positive or Negative
- Input Impedance = 10<sup>12</sup> Ohms (Typ)

### **Absolute Maximum Ratings:** (Voltages referenced to V<sub>SS</sub>, Note 1)

DC Supply Voltage, V <sub>DD</sub> .....	-0.5 to +18.0V
Input Voltage (All Inputs), V <sub>in</sub> .....	-0.5 to V <sub>DD</sub> to +0.5V
DC Current Drain (Per Pin), I .....	10mA
Operating Temperature Range, T <sub>A</sub> .....	-55° to +125°C
Storage Temperature Range, T <sub>stg</sub> .....	-65° to +150°C

- Note 1. Maximum Ratings are those values beyond which damage to the device may occur.
- Note 2. These devices contain circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation, it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>DD</sub>.
- Unused inputs must always be tied to an appropriate logic level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>).

**Electrical Characteristics:** (Voltages referenced to V<sub>SS</sub>, Note 3)

Parameter	Symbol	V <sub>DD</sub> Vdc	−55°C		+25°C			+125°C		Unit
			Min	Max	Min	Typ	Max	Min	Max	
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	V <sub>OL</sub>	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	Vdc
		15	—	0.05	—	0	0.05	—	0.05	Vdc
	V <sub>OH</sub>	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
		10	9.95	—	9.95	10	—	9.95	—	Vdc
		15	14.95	—	14.95	15	—	14.95	—	Vdc
Input Voltage (Note 5) (V <sub>O</sub> = 4.5 or 0.5Vdc) (V <sub>O</sub> = 9.0 or 1.0Vdc) (V <sub>O</sub> = 13.5 or 1.5Vdc)	V <sub>IL</sub>	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
		10	—	3.0	—	4.50	3.0	—	3.0	Vdc
		15	—	4.0	—	6.75	4.0	—	4.0	Vdc
	V <sub>IH</sub>	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
		10	7.0	—	7.0	5.50	—	7.0	—	Vdc
		15	11.0	—	11.0	8.25	—	11.0	—	Vdc
Output Drive Current (V <sub>OH</sub> = 2.5Vdc) (V <sub>OH</sub> = 4.6Vdc) (V <sub>OH</sub> = 9.5Vdc) (V <sub>OH</sub> = 13.5Vdc)	Source	I <sub>OH</sub>								
		5.0	−1.2	—	−1.0	−1.7	—	−0.7	—	mAdc
		5.0	−0.25	—	−0.2	−0.36	—	−0.14	—	mAdc
		10	−0.62	—	−0.5	−0.9	—	−0.35	—	mAdc
	Sink	15	−1.8	—	−1.5	−3.5	—	−1.1	—	mAdc
		I <sub>OL</sub>	5.0	0.64	—	0.51	0.88	—	0.36	—
(V <sub>OL</sub> = 0.4Vdc) (V <sub>OL</sub> = 0.5Vdc) (V <sub>OL</sub> = 1.5Vdc)		10	1.6	—	1.3	2.25	—	0.9	—	mAdc
		15	4.2	—	3.4	8.8	—	2.4	—	mAdc
		I <sub>in</sub>	15	—	±0.1	—	±0.00001	±0.1	—	±0.1
Input Capacitance (V <sub>IN</sub> = 0)	C <sub>in</sub>	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (Per Package)	I <sub>DD</sub>	5.0	—	5.0	—	0.005	5.0	—	150	μAdc
		10	—	10	—	0.010	10	—	300	μAdc
		15	—	20	—	0.015	20	—	600	μAdc
Total Supply Current (Dynamic plus Quiescent, Per Package, C <sub>L</sub> = 50pF on all outputs, all buffers switching, Note 4, Note 6)	I <sub>T</sub>	5.0	I <sub>T</sub> = (1.35μA/kHz) f + I <sub>DD</sub>							μAdc
		10	I <sub>T</sub> = (2.70μA/kHz) f + I <sub>DD</sub>							μAdc
		15	I <sub>T</sub> = (4.05μA/kHz) f + I <sub>DD</sub>							μAdc

Note 3. Data labeled "Typ" is not to be used for design purposes but is intended as an indication of the device's potential performance.

Note 4. The formulas given are for the typical characteristics only at +25°C.

Note 5. Noise immunity specified for worst-case input combination.

$$\begin{aligned} \text{Noise margin for both "1" and "0"} &= 1.0\text{Vdc min @ } V_{DD} = 5\text{Vdc} \\ &\quad 2.0\text{Vdc min @ } V_{DD} = 10\text{Vdc} \\ &\quad 2.5\text{Vdc min @ } V_{DD} = 15\text{Vdc} \end{aligned}$$

Note 6. To calculate total supply current at loads other than 50pF:

$$I_T(C_L) = I_T(50\text{pF}) + 2 \times 10^{-3} (C_L - 50) V_{DD} f$$

where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V<sub>DD</sub> in Vdc, f in kHz is input frequency.

**Switching Characteristics:** ( $C_L = 50\text{pF}$ ,  $T_A = +25^\circ\text{C}$ , Note 3)

Parameter	Symbol	$V_{DD}$ $V_{dc}$	Min	Typ	Max	Unit
Output Rise Time $t_{TLH} = (3.0\text{ns/pf}) C_L + 30\text{ns}$ $t_{TLH} = (1.5\text{ns/pf}) C_L + 15\text{ns}$ $t_{TLH} = (1.1\text{ns/pf}) C_L + 10\text{ns}$	$t_{TLH}$	5.0	–	180	360	ns
		10	–	90	180	ns
		15	–	65	130	ns
Output Fall Time $t_{THL} = (1.5\text{ns/pf}) C_L + 25\text{ns}$ $t_{THL} = (0.75\text{ns/pf}) C_L + 12.5\text{ns}$ $t_{THL} = (0.55\text{ns/pf}) C_L + 9.5\text{ns}$	$t_{THL}$	5.0	–	100	200	ns
		10	–	50	100	ns
		15	–	40	80	ns
Propagation Delay Time $t_{PLH}, t_{PHL} = (1.7\text{ns/pf}) C_L + 465\text{ns}$ $t_{PLH}, t_{PHL} = (0.66\text{ns/pf}) C_L + 192\text{ns}$ $t_{PLH}, t_{PHL} = (0.5\text{ns/pf}) C_L + 125\text{ns}$	$t_{PLH}, t_{PHL}$	5.0	–	550	1100	ns
		10	–	225	450	ns
		15	–	150	300	ns
Inhibit Propagation Delay Times $t_{PLH}, t_{PHL} = (1.7\text{ns/pf}) C_L + 315\text{ns}$ $t_{PLH}, t_{PHL} = (0.66\text{ns/pf}) C_L + 117\text{ns}$ $t_{PLH}, t_{PHL} = (0.5\text{ns/pf}) C_L + 75\text{ns}$	$t_{PLH}, t_{PHL}$	5.0	–	400	800	ns
		10	–	150	300	ns
		15	–	100	200	ns
Setup Time	$t_{SU}$	5.0	250	125	–	ns
		10	100	50	–	ns
		15	75	38	–	ns
Strobe Pulse Width	$t_{WH}$	5.0	350	175	–	ns
		10	100	50	–	ns
		15	75	38	–	ns

Note 3. Data labeled "Typ" is not to be used for design purposes but is intended as an indication of the device's potential performance.

Note 4. The formulas given are for the typical characteristics only at  $+25^\circ\text{C}$ .

**Truth Table**

Inhibit	Data Inputs				Selected Output NTE4514B = Logic "1" NTE4515B = Logic "0"
	D	C	B	A	
0	0	0	0	0	S0
0	0	0	0	1	S1
0	0	0	1	0	S2
0	0	0	1	1	S3
0	0	1	0	0	S4
0	0	1	0	1	S5
0	0	1	1	0	S6
0	0	1	1	1	S7
0	1	0	0	0	S8
0	1	0	0	1	S9
0	1	0	1	0	S10
0	1	0	1	1	S11
0	1	1	0	0	S12
0	1	1	0	1	S13
0	1	1	1	0	S14
0	1	1	1	1	S15
1	X	X	X	X	All Outputs = 0, NTE4514B All Output = 1, NTE4515B

X = Don't Care

**Pin Connection Diagram**



