

# SFP and PON ONU Controller with Digital LDD Interface

#### **General Description**

The DS1886 controls and monitors all functions for SFF, SFP, and SFP+ modules including all SFF-8472 functionality for GPON/EPON and 10G PON ONU applications. The combination of the DS1886 with the MAX3710 supports all transmitter and receiver functionality. The DS1886 includes modulation current control and APC setpoint control with tracking error adjustment. It continually monitors RSSI for LOS generation. A 13-bit analog-to-digital converter (ADC) monitors V<sub>CC</sub>, temperature, laser bias, laser modulation, and receive power to meet all monitoring requirements. Receive power measurement is differential with support for common mode to V<sub>CC</sub>. A 9-bit digital-to-analog converter (DAC) is included with temperature compensation for APD bias control.

#### **Applications**

SFF, SFP, and PON ONU Modules

Ordering Information appears at end of data sheet.

#### Features

- Meets All SFF-8472 Control and Monitoring Requirements
- Companion Controller for the MAX3710 Laser Driver/Limiting Amplifier and MAX3945 Limiting Amplifier
- MAX3710/DS1886 Combination Supports Broad Spectrum of Continuous Mode and PON Applications Up to 2.5GHz
- Temperature Lookup Table (LUT) to Compensate for APC Tracking Error and Dual Closed-Loop Variables
- Three Laser Control Modes
  - ♦ Dual Closed Loop: Laser Bias and Laser Modulation Are Automatically Controlled with Multiple LUTs to Compensate Dual Closed-Loop Calibration Points
  - APC Loop: Laser Bias Automatically Controlled, Laser Modulation Controlled by Temperature LUT
  - ♦ Open Loop: Laser Bias and Laser Modulation Are Controlled by Temperature LUTs
- ♦ 13-Bit ADC
  - Laser Bias, Laser Power, and Receive Power Support Internal and External Calibration
  - ♦ Differential Receive Power Input
  - ♦ Scalable Dynamic Range
  - ♦ Internal Direct-to-Digital Temperature Sensor
  - ♦ Alarm and Warning Flags for All Monitored Channels
- 10-Bit DAC with Temperature Compensation for APD Bias
- Digital I/O Pins: Transmit Disable Input/Output, Rate Select Input, LOS Input/Output, Transmit Fault Input/Output, and IN1 Status Monitor and Fault input
- Comprehensive Fault Measurement System with Maskable Alarm/Warnings
- Flexible Password Scheme Provides Three Levels of Security
- ♦ 256-Byte A0h and 128-Byte Upper A2h EEPROM
- ♦ I<sup>2</sup>C-Compatible Interface
- 3-Wire Master to Communicate with the MAX3710/ MAX3711 Laser Driver/Limiting Amplifier and MAX3945 Limiting Amplifier

# SFP and PON ONU Controller with Digital LDD Interface

#### **TABLE OF CONTENTS**

General Description
Applications
Features
Absolute Maximum Ratings
Recommended Operating Conditions
DC Electrical Characteristics
DAC Electrical Characteristics
Analog Voltage Monitoring Characteristics
Digital Thermometer Characteristics
AC Electrical Characteristics
Startup Timing Characteristics
3-Wire Digital Interface Specification
I <sup>2</sup> C AC Electrical Characteristics
Nonvolatile Memory Characteristics
Typical Operating Characteristics
Pin Configuration
Pin Description
Block Diagram
Typical Operating Circuit—GPON ONU
Typical Operating Circuit—10G PON ONU
Detailed Description
Monitors and Fault Detection
Monitors
ADC Monitors and Alarms
Alarms and Warnings
ADC Timing
Right-Shifting ADC Result
Differential RSSI Input
Laser Bias and Laser Power Through TXMON
Enhanced RSSI Monitoring (Dual Range Functionality)
APD Mode
PIN Mode
Low-Voltage Operation
Power-On Analog (POA)
Delta-Sigma Output and Reference
Digital I/O Pins

# SFP and PON ONU Controller with Digital LDD Interface

#### **TABLE OF CONTENTS (continued)**

LOS, LOSOUT	
RSEL	
TXD, TXDOUT	
IN1, TXF, Transmit Fault (TXFOUT) Output	
Die Identification	
DS1886 Master Communication Interface	
3-Wire Master Interface	
Protocol	
3-Wire Slave Register Map and DS1886 Corresponding Location	
3-Wire Master Flowchart	
3-Wire Power-On Reset	
DS1886 with MAX3710 Operating Modes	
Open Loop Mode, DPC_EN = 0, APC_EN = 0	
APC Loop Mode, DPC_EN = 0, APC_EN = 1	
Dual Closed-Loop Mode, DPC_EN = 1, APC_EN = 1	
BIAS, MODULATION, SET_2XAPC, TXCTRL5 LUTs	
MODULATION Value	34
BIAS Value	
Power Leveling	
Manual MAX3710 Operations	
I <sup>2</sup> C Communication	
I <sup>2</sup> C Definition	
I <sup>2</sup> C Protocol	
Memory Organization	
Register Descriptions	
A2h Lower Memory Register Map	
A2h Table 01h Register Map	
A2h Table 02h Register Map	
A2h Table 04h Register Map	
A2h Table 05h Register Map	
A2h Table 06h Register Map	
A2h Table 08h Register Map	
A2h Table 09h Register Map	
Auxiliary A0h Memory Register Map	
A2h Lower Memory Register Descriptions	
A2h Lower Memory, Register 00h–01h: TEMP ALARM HI	44

# SFP and PON ONU Controller with Digital LDD Interface

#### **TABLE OF CONTENTS (continued)**

A2h Lower Me	emory, Register 04h–05h: TEMP WARN HI	
A2h Lower Me	emory, Register 02h–03h: TEMP ALARM LO	
	emory, Register 06h–07h: TEMP WARN LO	
A2h Lower Me	emory, Register 08h–09h: V <sub>CC</sub> ALARM HI	j
A2h Lower Me	emory, Register 0Ch–0Dh: V <sub>CC</sub> WARN HI	j
A2h Lower Me	emory, Register 10h–11h: TXB ALARM HI	j
A2h Lower Me	emory, Register 14h–15h: TXB WARN HI	j
A2h Lower Me	emory, Register 18h–19h: TXP ALARM HI	)
A2h Lower Me	emory, Register 1Ch–1Dh: TXP WARN HI45	)
A2h Lower Me	emory, Register 20h–21h: RSSI ALARM HI	j
A2h Lower Me	emory, Register 24h–25h: RSSI WARN HI	j
A2h Lower Me	emory, Register 0Ah–0Bh: V <sub>CC</sub> ALARM LO	j
A2h Lower Me	emory, Register 0Eh–0Fh: V <sub>CC</sub> WARN LO	į
A2h Lower Me	emory, Register 12h–13h: TXB ALARM LO46	j
A2h Lower Me	emory, Register 16h–17h: TXB WARN LO46	j
A2h Lower Me	emory, Register 1Ah–1Bh: TXP ALARM LO	j
A2h Lower Me	emory, Register 1Eh–1Fh: TXP WARN LO46	i
A2h Lower Me	emory, Register 22h–23h: RSSI ALARM LO46	i
A2h Lower Me	emory, Register 26h–27h: RSSI WARN LO46	i
A2h Lower Me	emory, Register 28h–37h: EMPTY47	
	emory, Register 38h–5Fh: EE	
A2h Lower Me	emory, Register 60h–61h: TEMP VALUE47	
A2h Lower Me	emory, Register 62h–63h: V <sub>CC</sub> VALUE48	
A2h Lower Me	emory, Register 64h–65h: TXB VALUE48	
A2h Lower Me	emory, Register 66h–67h: TXP VALUE48	
A2h Lower Me	emory, Register 68h–69h: RSSI VALUE	
A2h Lower Me	emory, Register 6Ah–6Dh: RESERVED48	
	emory, Register 6Eh: STATUS	
A2h Lower Me	emory, Register 6Fh: UPDATE	1
	emory, Register 70h: ALARM <sub>3</sub>	
A2h Lower Me	emory, Register 71h: ALARM <sub>2</sub>	
	emory, Register 72h–73h: RESERVED	
	emory, Register 74h: WARN <sub>3</sub>	
	emory, Register 75h: WARN <sub>2</sub>	
A2h Lower Me	emory, Register 76h–7Ah: RESERVED	

# SFP and PON ONU Controller with Digital LDD Interface

#### **TABLE OF CONTENTS (continued)** A2h Table 01h, Register 80h–BFh: EEPROM......56 A2h Table 01h, Register C0h–F7h: EEPROM ......56 A2h Table 01h, Register F8h: ALARM EN3......57 A2h Table 01h, Register FEh-FFh: RESERVED OR EE ......60 A2h Table 02h, Register 80h: MODE......61 A2h Table 02h, Register 86h–87h: SET\_IBIAS VALUE .....63 A2h Table 02h, Register 88h: DACFS ......63 A2h Table 02h, Register 89h: CNFGA......64 A2h Table 02h, Register 8Ah: CNFGB......65 A2h Table 02h, Register 8Dh: CNFGD ......67 A2h Table 02h, Register 8Eh: RIGHT-SHIFT1 (RSHIFT1).....67 A2h Table 02h, Register 8Fh: RIGHT-SHIFT<sub>0</sub> (RSHIFT<sub>0</sub>).....68 A2h Table 02h, Register 90h–91h: XOVER COARSE ......68 A2h Table 02h, Register A0h–A1h: XOVER FINE......70

# SFP and PON ONU Controller with Digital LDD Interface

#### **TABLE OF CONTENTS (continued)**

A2h Table 02h, Register A4h–A5h: TXB OFFSET
A2h Table 02h, Register A6h–A7h: TXP OFFSET70
A2h Table 02h, Register A8h–A9h: RSSI FINE OFFSET
A2h Table 02h, Register AAh–ABh: RESERVED
A2h Table 02h, Register ACh-ADh: RSSI COARSE OFFSET
A2h Table 02h, Register AEh-AFh: INTERNAL TEMP OFFSET7
A2h Table 02h, Register B0h–B3h: PW1
A2h Table 02h, Register B4h–B7h: PW272
A2h Table 02h, Register B8h–BFh: EMPTY72
A2h Table 02h, Register C0h: PW_ENA
A2h Table 02h, Register C1h: PW_ENB74
A2h Table 02h, Register C2h–C6h: RESERVED7
A2h Table 02h, Register C7h: TBLSELPON
A2h Table 02h, Register C8h-C9h: DAC VALUE
A2h Table 02h, Register CAh: INCBYTE70
A2h Table 02h, Register CBh: TXCTRL5 DPC70
A2h Table 02h, Register CCh: IMODMAX
A2h Table 02h, Register CDh: IBIASMAX
A2h Table 02h, Register CEh: DEVICE ID
A2h Table 02h, Register CFh: DEVICE VER7
A2h Table 02h, Register D0h–DFh: EMPTY78
A2h Table 02h, Register E0h: RXCTRL1
A2h Table 02h, Register E1h: RXCTRL2
A2h Table 02h, Register E2h: SETCML
A2h Table 02h, Register E3h: SETLOSH
A2h Table 02h, Register E4h: TXCTRL179
A2h Table 02h, Register E5h: TXCTRL280
A2h Table 02h, Register E6h: TXCTRL380
A2h Table 02h, Register E7h: TXCTRL480
A2h Table 02h, Register E8h: TXCTRL5 APC OL8
A2h Table 02h, Register E9h: TXCTRL6
A2h Table 02h, Register EAh: TXCTRL78
A2h Table 02h, Register EBh: RESERVED82
A2h Table 02h, Register ECh: SETLOSH_394582
A2h Table 02h, Register EDh: SETLOSL_394582
A2h Table 02h, Register EEh: SETLOSTIMER_39458

# SFP and PON ONU Controller with Digital LDD Interface

#### **TABLE OF CONTENTS (continued)**

A2h Table 02h, Register EFh: 3WSET	.83
A2h Table 02h, Register F0h: 3WCTRL	.84
A2h Table 02h, Register F1h: ADDRESS	.84
A2h Table 02h, Register F2h: WRITE	.85
A2h Table 02h, Register F3h: READ	.85
A2h Table 02h, Register F4h: TXSTAT2	. 85
A2h Table 02h, Register F5h: TXSTAT1	. 86
A2h Table 02h, Register F6h: DPCSTAT	.86
A2h Table 02h, Register F7h: RXSTAT	.86
A2h Table 02h, Register F8h–FFh: RESERVED	.86
A2h Table 04h Register Descriptions	. 87
A2h Table 04h, Register 80h–A7h: MODULATION or TXCTRL5 LUT	. 87
A2h Table 04h, Register A8h–EFh: EMPTY	. 87
A2h Table 04h, Register F0h–F7h: MOD MAX LUT	. 87
A2h Table 04h, Register F8h-FFh: MOD OFFSET or SET_IMOD LUT	.88
A2h Table 06h Register Descriptions	
A2h Table 06h, Register 80h–A7h: BIAS or SET_IBIAS	.88
A2h Table 06h, Register A8h–EFh: EMPTY	.89
A2h Table 06h, Register F0h–F7h: BIAS MAX LUT	.89
A2h Table 06h, Register F8h-FFh: BIAS OFFSET or APC LUT.	. 89
A2h Table 08h Register Descriptions	. 90
A2h Table 08h, Register 80h–F7h: EMPTY	.90
A2h Table 08h, Register F8h-FFh: INCBYTE	.90
A2h Table 09h Register Descriptions	.90
A2h Table 09h, Register 80h–F7h: EMPTY	. 90
A2h Table 09h, Register F8h-FFh: DAC OFFSET LUT	
Auxiliary Memory A0h Register Description	. 91
Auxiliary Memory A0h, Register 00h–FFh: EEPROM.	. 91
Applications Information	91
Power-Supply Decoupling.	. 91
Layout Considerations.	. 91
SDA and SCL Pullup Resistors	. 91
Ordering Information	91
Package Information	91
Revision History	. 92

# SFP and PON ONU Controller with Digital LDD Interface

#### LIST OF FIGURES Figure 1a. ADC Channel Only for TXP when BURST\_MODE = 1 in Table 02h, Register 89h ..... 19 Figure 2. ADC Round-Robin Timing. 21 Figure 17. MODULATION LUT (Open Loop and APC Mode) ..... 34

# SFP and PON ONU Controller with Digital LDD Interface

LIST	OF	TAB	LES
------	----	-----	-----

Table 1. Acronyms	
Table 2. ADC Default Monitor Full-Scale Ranges	
Table 3. RSSI Hysteresis Threshold Values	
Table 4. RSSI Configuration Registers	
Table 5. 3-Wire Transaction Detail	
Table 6. 3-Wire Register Map and DS1886 Corresponding Location	
Table 7. DS1886 LUT Functions in Open Loop, APC Loop, and Dual Closed-Loop Modes	
Table 8. DS1886 LUT Memory Map for 5-Row Table (Temperature Values Indicated in °C).	
Table 9. DS1886 LUT Memory Map for 5-Row Table (TINDEX Values Indicated in Hex)	
Table 10. Temperature Resolution for Offsets	
Table 11a. Power Leveling Details (when DS1863_MODE = 0, default)	
Table 11b. Power Leveling Details (when DS1863_MODE = 1)	35

# SFP and PON ONU Controller with Digital LDD Interface

#### **ABSOLUTE MAXIMUM RATINGS**

(All voltages relative to ground.)
Voltage Range on IN1, DAC, LOS, RSSIP, RSSIN,
REFIN, RSEL, TXF, TXMON, TXD0.5V to (V <sub>CC</sub> + 0.5V)
(subject to not exceeding +6V)
Voltage Range on V <sub>CC</sub> , SDA, SCL, TXFOUT
and LOSOUT0.5V to +6V

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
TQFN (derate 28.6mW/°C above +70°C)	2285.7mW
Operating Temperature Range	40°C to +95°C
Programming Temperature Range	0°C to +95°C
Storage Temperature Range	55°C to +125°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

 $(T_A = -40^{\circ}C \text{ to } +95^{\circ}C, \text{ unless otherwise noted.})$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Main Supply Voltage	V <sub>CC</sub>	(Note 2)	2.97		3.63	V
High-Level Input Voltage (SDA, SCL, SDAOUT)	V <sub>IH:1</sub>		0.7 x V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
Low-Level Input Voltage (SDA, SCL, SDAOUT)	V <sub>IL:1</sub>		-0.3		+0.3 x V <sub>CC</sub>	V
High-Level Input Voltage (IN1, LOS, RSEL, TXD, TXF)	V <sub>IH:2</sub>		2.0		V <sub>CC</sub> + 0.3	V
Low-Level Input Voltage (IN1, LOS, RSEL, TXD, TXF)	V <sub>IL:2</sub>		-0.3		+0.8	V

#### **DC ELECTRICAL CHARACTERISTICS**

(V\_{CC} = +2.97V to +3.63V,  $T_A$  = -40°C to +95°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Supply Current	ICC	(Notes 2, 3)		0.7	2	mA
Output Leakage (LOSOUT, SDA, SDAOUT, TXFOUT)	I <sub>LO</sub>				1	μΑ
Low-Level Output Voltage (CSEL1OUT, CSEL2OUT,	V <sub>OL</sub>	I <sub>OL</sub> = 4mA			0.4	v
LOSOUT, SDA, SDAOUT, SCLOUT, TXDOUT, TXFOUT)	VOL	I <sub>OL</sub> = 6mA			0.6	
High-Level Output Voltage (CSEL1OUT, CSEL2OUT, SCLOUT, SDAOUT, TXDOUT)	V <sub>OH</sub>	I <sub>OH</sub> = 4mA	V <sub>CC</sub> - 0.4			V
Input Leakage Current (IN1, LOS, RSEL, SCL, TXD, TXF)	ILI				1	μA
Digital Power-On Reset	POD		1.6		2.6	V
Analog Power-On Reset	POA	POA > POD by design	2.2		2.8	V

# SFP and PON ONU Controller with Digital LDD Interface

#### DAC ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = +2.97V to +3.63V,  $T_A$  = -40°C to +95°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS
Delta-Sigma Input Clock Frequency	f <sub>DS</sub>			2.1		MHz
Reference Voltage Input (REFIN)	V <sub>REFIN</sub>	Minimum 0.1µF to GND	2		V <sub>CC</sub>	V
Output Range			0		V <sub>REFIN</sub>	V
Output Resolution		See the <i>Delta-Sigma Output and Reference</i> section for details (DAC FS[9:2] = FFh)			10	Bits
Output Impedance	R <sub>DS</sub>	V <sub>REFIN</sub> = 2.5V		45	100	Ω
Recovery After Power-Up	<sup>t</sup> INIT_DAC	From $V_{CC}$ > VCC LO alarm or warning		e Startup acteristic	0	ms

#### ANALOG VOLTAGE MONITORING CHARACTERISTICS

(V\_{CC} = +2.97V to +3.63V,  $T_A$  = -40°C to +95°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
ADC Resolution		(Note 4)		13		Bits
INL		$T_A = +25^{\circ}C$	-3		+3	LSB
DNL			-1		+1	LSB
Update Rate for Temperature, TXMON (TXB/TXP), RSSIP-RSSIN, V <sub>CC</sub>	t <sub>RR</sub>	RSSIP-RSSIN requires only a coarse conversion (Note 5)		30		ms
Update Rate for RSSIP-RSSIN	t <sub>R/R2</sub>	RSSIP-RSSIN requires a fine conversion		36		ms
Input/Supply Offset (TXMON, RSSIP, RSSIN, V <sub>CC</sub> )	V <sub>OS</sub>	(Notes 5, 6)	-1	0	+1	LSB
		TXMON and RSSIP-RSSIN coarse (Notes 6, 7)	se 2.5			V
Factory Setting Full Scale		V <sub>CC</sub> (Note 7)	6.5536		1	
		RSSIP-RSSIN fine (Note 7)		312.5		μV
Temperature LSB Weighting				1/256		°C

#### **DIGITAL THERMOMETER CHARACTERISTICS**

(V\_{CC} = +2.97V to +3.63V,  $T_{A}$  = -40°C to +95°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Thermometer Error	T <sub>ERR</sub>	-40°C to +95°C, guaranteed by design	-3		+3	°C

# SFP and PON ONU Controller with Digital LDD Interface

#### AC ELECTRICAL CHARACTERISTICS

(V\_{CC} = +2.97V to +3.63V,  $T_A$  = -40°C to +95°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS MIN TYP MAX		МАХ	UNITS	
TXD Rising Edge to Fault Clear	t <sub>OFF</sub>	From ↑ TXD (Notes 8, 9)			5	μs
TXD Falling Edge to TXDOUT Falling	ton	From ↓ TXD (Note 10)			5	μs
Recovery After Power-Up: MAX3710	<sup>t</sup> INIT_3710	From ↑ V <sub>CC</sub> > POA (Note 11)		1		ms
Recovery After Power-Up: MAX3710 and MAX3945	<sup>t</sup> INIT_3945	From ↑ V <sub>CC</sub> > VCC LO alarm or warning (Note 12)		1		ms
Fault Assert Time (to TXFOUT = 1)	<sup>t</sup> INITR1	From ↓ TXD		30		ms
Fault Reset Time at Power-On (to TXFOUT = 0)	t <sub>INITR2</sub>	From ↑ V <sub>CC</sub> > POA, Figure 12c (Note 13)		12.5		ms

#### STARTUP TIMING CHARACTERISTICS

(V<sub>CC</sub>= +2.97V to +3.63V,  $T_A$  = -40°C to +95°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Output Enable Time Following POA	tinit	(Notes 13, 14)		13		ms

#### **3-WIRE DIGITAL INTERFACE SPECIFICATION**

 $(V_{CC} = +2.97V \text{ to } +3.63V, T_A = -40^{\circ}C \text{ to } +95^{\circ}C, \text{ unless otherwise noted. Timing is referenced to } V_{IL(MAX)} \text{ and } V_{IH(MIN)}$ .) (Note 1) (See Figure 13.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
SCLOUT Clock Frequency	<sup>f</sup> SCLOUT			1.05		MHz
SCLOUT Duty Cycle	t <sub>3WDC</sub>			50		%
SDAOUT Setup Time	t <sub>DS</sub>			500		ns
SDAOUT Hold Time	t <sub>DH</sub>		100			ns
CSEL1OUT, CSEL2OUT Pulse-Width Low	<sup>t</sup> CSW		1			μs
CSEL1OUT, CSEL2OUT Leading Time Before the First SCLOUT Edge	tL			1		μs
CSEL1OUT, CSEL2OUT Trailing Time After the Last SCLOUT Edge	t <sub>T</sub>			1		μs
SDAOUT, SCLOUT Load	C <sub>B3W</sub>	Total bus capacitance on one line			10	pF

# SFP and PON ONU Controller with Digital LDD Interface

#### I<sup>2</sup>C AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +2.97V \text{ to } +3.63V, T_A = -40^{\circ}C \text{ to } +95^{\circ}C, \text{ unless otherwise noted. Timing is referenced to } V_{IL(MAX)} \text{ and } V_{IH(MIN)}$ .) (Note 1) (See Figure 19.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS
SCL Clock Frequency	f <sub>SCL</sub>	(Note 15)	0		400	kHz
Clock Pulse-Width Low	t <sub>LOW</sub>		1.3			μs
Clock Pulse-Width High	thigh		0.6			μs
Bus Free Time Between STOP and START Condition	t <sub>BUF</sub>		1.3			μs
START Hold Time	t <sub>HD:STA</sub>		0.6			μs
START Setup Time	t <sub>SU:STA</sub>		0.6			μs
Data in Hold Time	t <sub>HD:DAT</sub>		0		0.9	μs
Data in Setup Time	t <sub>SU:DAT</sub>		100			ns
Rise Time of Both SDA and SCL Signals	t <sub>R</sub>	(Note 16)	20 + 0.1C <sub>B</sub>		300	ns
Fall Time of Both SDA and SCL Signals	t⊨	(Note 16)	20 + 0.1C <sub>B</sub>		300	ns
STOP Setup Time	t <sub>SU:STO</sub>		0.6			μs
Capacitive Load for Each Bus Line	CB				400	pF
EEPROM Write Time	t <sub>W</sub>	(Note 17)			20	ms

#### NONVOLATILE MEMORY CHARACTERISTICS

 $(V_{CC} = +2.97V \text{ to } +3.63V, \text{ unless otherwise noted.})$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ΤΥΡ	MAX	UNITS
EEPROM Write Cycles		At $T_A = +25^{\circ}C$	50,000			
		At $T_A = +85^{\circ}C$	10,000			

**Note 1:** Limits are production tested at  $T_A = +25$  °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.

Note 2: All voltages are referenced to ground. Current entering the IC is considered positive, and current exiting the IC is considered negative.

Note 3: Inputs are at supply rail. Outputs are not loaded. Does not include REFIN current. Measured using the <u>Typical Operating</u> Circuit—GPON ONU.

Note 4: The ADC output is available internally as a 16-bit value. The 16 bits are derived by left-shifting the 13-bit ADC output by 3.

**Note 5:** Guaranteed by design.

Note 6: TXB (transmit bias) and TXP (transmit power) are separate ADC conversions that are performed on the same input pin, TXMON.

**Note 7:** Full scale is user-programmable.

Note 8: Time until faults are cleared (falling edge of TXFOUT).

Note 9: Time until rising edge of TXDOUT.

Note 10: Time until falling edge of TXDOUT.

Note 11: Time until completion of initial MAX3710 control registers configuration.

Note 12: Time until completion of initial MAX3945 and MAX3710 control registers configuration.

Note 13: VCC LO alarm or warning is enabled, a V<sub>CC</sub> conversion is completed, and V<sub>CC</sub> is above VCC LO alarm or warning. See Figure 12c.

Note 14: DAC output valid, 3-wire writes from LUTs complete, and digital outputs valid.

- Note 15: I<sup>2</sup>C interface timing shown is for fast-mode (400kHz) operation. This device is also backward compatible with I<sup>2</sup>C standard mode.
- Note 16:  $C_B$  = Total capacitance of one bus line in pF.

Note 17: EEPROM write begins after a STOP condition occurs.

### **SFP and PON ONU Controller** with Digital LDD Interface

**Typical Operating Characteristics** 

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 









DAC DNL (LSB)

-0.6

-0.8

-1.0

0

100

200

300

DAC POSITION (DEC)

400

500

Maxim Integrated

# SFP and PON ONU Controller with Digital LDD Interface

#### **Pin Configuration**

#### **Pin Description**



PIN	NAME	FUNCTION
1	CSEL2OUT	Chip-Select Output. Part of the 3-wire interface to the MAX3945.
2	SCL	I <sup>2</sup> C Serial-Clock Input
3	SDA	Open-Drain I <sup>2</sup> C Serial-Data Input/ Output
4	TXFOUT	Open-Drain Transmit Fault Output
5	LOS	Loss-of-Signal Input
6	IN1	Digital Maskable Fault Input
7	TXD	Transmit Disable Input
8, 15, 17	GND	Ground
9	RSEL	Rate Select Input
10	TXDOUT	Transmit Disable Output
11, 12	RSSIP, RSSIN	Differential External Monitor Input
13	TXMON	External Monitor Input for Both Transmit Power (TXP) and Transmit Bias (TXB)
14, 16	V <sub>CC</sub>	Power-Supply Input
18	DAC	DAC Output
19	REFIN	Reference Input for DAC Full Scale
20	CSEL1OUT	Chip-Select Output. Part of the 3-wire interface to the MAX3710.
21	SCLOUT	Serial-Clock Output. Part of the 3-wire interface to the MAX3710.
22	SDAOUT	Serial-Data Input/Output. Part of the 3-wire interface to the MAX3710.
23	LOSOUT	Open-Drain Receive Loss-of- Signal Output
24	TXF	Transmit Fault Input
_	EP	Exposed Pad. Connect to ground.

# SFP and PON ONU Controller with Digital LDD Interface

**Block Diagram** 



# SFP and PON ONU Controller with Digital LDD Interface

**Typical Operating Circuit—GPON ONU** 



### SFP and PON ONU Controller with Digital LDD Interface

**Typical Operating Circuit—10G PON ONU** 



# SFP and PON ONU Controller with Digital LDD Interface

#### **Detailed Description**

The DS1886 integrates the control and monitoring functionality required to implement an SFP or PON ONU system using the Maxim MAX3710 or other compatible laser driver and limiting amplifier. Key components of the DS1886 are shown in the <u>Block Diagram</u> and described in subsequent sections.

#### Table 1. Acronyms

ACRONYM	DESCRIPTION
ADC	Analog-to-Digital Converter
APC	Automatic Power Control
APD	Avalanche Photodiode
DAC	Digital-to-Analog Converter
LOS	Loss of Signal
LUT	LUT
NV	Nonvolatile
QT	Quick Trip
ROSA	Receiver Optical Subassembly
SEE	Shadowed EEPROM

#### Monitors and Fault Detection Monitors

The DS1886 monitors five ADC channels. This monitoring combined with the alarm enables (A2h Table 01h/05h) determines when/if the DS1886 turns off the MAX3710 DACs and triggers the TXFOUT and TXDOUT outputs. All the monitoring levels and interrupt masks are user-programmable. See Figure 1a.

ACRONYM	DESCRIPTION
SFF	Small Form Factor
SFF-8472	Document Defining Register Map of SFPs and SFFs
SFP	Small Form-Factor Pluggable
SFP+	Enhanced SFP
TE	Tracking Error. Deviation from linear of the relationship between transmitted power and monitor diode current.
TIA	Transimpedance Amplifier
TOSA	Transmit Optical Subassembly
TXP	Transmit Power







Figure 1b. ADC Channel

# SFP and PON ONU Controller with Digital LDD Interface

#### ADC Monitors and Alarms

The ADC monitors temperature (internal temp sensor), V<sub>CC</sub>, laser bias (TXB), laser power (TXP), and receive power (RSSIC for coarse, RSSIF for fine) using an analog multiplexer to measure them using a round-robin scheme with a single ADC (see the ADC Timing section). The voltage channels have a customer-programmable full-scale range and all channels have a customer-programmable offset value that is factory programmed to a default value (Table 2). Additionally, TXB, TXP, RSSIC, and RSSIF can right-shift results as described in the Right-Shifting ADC Result section. This allows customers with specified ADC ranges to calibrate the ADC input gain by a factor of 2<sup>n</sup> to measure small signals (thereby reducing the full scale by a factor of 2<sup>n</sup>). The DS1886 can then right-shift the results by n bits (effectively multiplying by a factor of 1/2<sup>n</sup>) to maintain the bit weight of their specification. See the Right-Shifting ADC Result and Enhanced RSSI Monitoring (Dual Range Functionality) sections for more information.

#### Alarms and Warnings

The ADC results (after right-shifting, if used) are compared to the alarm and warning thresholds after each conversion, and the corresponding alarms and/ or warnings are set, which can be programmed to create the internal signal TXFINT. The status of TXFINT can be read in <u>A2h Lower Memory, Register 71h</u>. TXFINT is one of the signals used to trigger TXFOUT. TXFOUT can be programmed to cause TXDOUT outputs. These ADC thresholds are user-programmable, as are the masking registers that can be used to prevent the alarms from triggering the TXFOUT and TXDOUT outputs.

#### ADC Timina

Five analog channels are digitized in a round-robin fashion in the order as shown in Figure 2. RSSI is measured twice to obtain coarse and fine measurements (RSSIC and RSSIF, respectively). The total time required to convert all channels is t<sub>RR</sub> (see the <u>Analog</u> <u>Voltage Monitoring Characteristics</u> table for details). After each TXMON conversion, a 3-wire communication is initiated to toggle the MON\_SEL bit (bit 6 in the MAX3710's TXCTRL2 register, programmed through <u>A2h</u> <u>Table 02h</u>, <u>Register E5h</u>, bit 6). This causes the laser driver to alternate sending laser bias (TXB) and laser power (TXP) signals to the DS1886's TXMON input.

The DS1886 has a burst mode option to allow internal calculation of TXP using the MD0 and MD1 register values read from the MAX3710 over the 3-wire interface. In this option, the sampled TXP value is ignored.

The TXP value in this burst mode is calculated as follows:

$$TXP = \frac{MD1 REGH [7:0] + 8 x}{TXP Scale}$$

TXP is then right-shifted (Figure 1a).

RIGHT-SHIFT <sub>1</sub>	is	determined	by	KIMD[1:0],
TXCTRL3[4:3] as	s folle	OWS:		

KIMD[1:0] TXCTRL3[4:3]	NO. OF RIGHT-SHIFTS
00	2
01	1
10	0
11	0

Table 2. ADC Default Monitor Full-Scale Ranges

SIGNAL (UNITS)	+FS SIGNAL	+FS HEX	-FS SIGNAL	-FS HEX
Temperature (°C)	127.996	7FFFh	-128	8000h
V <sub>CC</sub> (V)	6.5528	FFF8h	0	0000h
TXB, TXP, RSSIC, RSSIF (V)	2.4997	FFF8h	0	0000h

# SFP and PON ONU Controller with Digital LDD Interface

RIGHT-SHIFT<sub>2</sub> is determined by KRMD[1:0], TXCTRL3[2:1] as follows:

KRMD[1:0] TXCTRL3[4:3]	NO. OF RIGHT-SHIFTS
00	2
01	1
10	0
11	0

#### Right-Shifting ADC Result

The right-shift operation on the ADC result is carried out based on the contents of right-shift control registers (<u>A2h</u> <u>Table 02h</u>, <u>Register 8Eh</u> and <u>A2h Table 02h</u>, <u>Register</u> <u>8Fh</u>) in EEPROM. TXB, TXP, RSSIC, and RSSIF have 3 bits allocated to set the number of right-shifts. The user must calibrate the corresponding monitors to achieve the correct LSB weighting. Up to seven right-shift operations are allowed and are executed as a part of every conversion before the results are compared to the high and low alarm levels, or loaded into their corresponding measurement registers (Lower Memory, Registers 64h–69h). This is true during the setup of internal calibration as well as during subsequent data conversions.

In burst mode, right-shifting for TXP is determined by KIMD and KRMD.

#### Differential RSSI Input

The DS1886 offers a fully differential input for RSSI that enables high-side monitoring of RSSI, as shown in Figure 3. This reduces board complexity by eliminating the need for a high-side differential amplifier or a current mirror.



Figure 2. ADC Round-Robin Timing



Figure 3. RSSI Differential Input for High-Side RSSI

# SFP and PON ONU Controller with Digital LDD Interface

#### Laser Bias and Laser Power Through TXMON

The DS1886 measures both laser bias (TXB) and laser power (TXP) through the same input pin, TXMON. The DS1886 commands the MAX3710 laser driver to output the correct monitor signal before each ADC conversions takes place. Figure 4 shows the two conversion paths. Each path has independent gain and offset calibration registers.

# Enhanced RSSI Monitoring (Dual Range Functionality)

The DS1886 offers a feature to improve the accuracy and range of RSSI, which is most commonly used for monitoring RSSI. To achieve the SFF-8472 requirement of  $0.1\mu$ W/LSB over -40 to 8.2dBm, the DS1886 makes two measurements to effectively achieve a 16-bit conversion with a 13-bit physical ADC. This "dual range" calibration can operate in two modes: APD mode and PIN mode.

#### **APD Mode**

For systems with a nonlinear relationship between the ADC input and desired ADC result, the mode should be set to APD mode (Figure 5). The RSSI measurement of an APD receiver is one such application. Using the APD mode allows a piece-wise linear approximation of the nonlinear response of the APD's gain factor. The crossover point is the point between fine and coarse points. The ADC result transitions between the fine and coarse ranges with no hysteresis. Right-shifting, slope adjustment, and offset are configurable for both the fine and coarse ranges. Two registers, XOVER FINE and XOVER COARSE, determine the crossover point. The XOVER FINE register (A2h Table 02h, Register A0h-A1h) determines the maximum results returned by fine ADC conversions, before right-shifting. The XOVER COARSE register (A2h Table 02h, Register 90h-91h) determines the minimum results returned by coarse ADC conversions, before right-shifting.



Figure 4. Laser Bias (TXB) and Laser Power (TXP) Monitoring Through TXMON



Figure 5. RSSI in APD Mode

# SFP and PON ONU Controller with Digital LDD Interface

#### **PIN Mode**

The PIN mode is intended for systems with a linear relationship between the RSSI input and desired ADC result. The ADC result transitions between the fine and coarse ranges with hysteresis, as shown in Figure 6.

In PIN mode, the thresholds between coarse and fine mode are a function of the number of right-shifts being used. With the use of right-shifting, the fine mode full scale is programmed to  $(1/2^{nth})$  of the coarse mode full scale. The DS1886 now auto ranges to choose the range that

gives the best resolution for the measurement. <u>Table 3</u> shows the threshold values for each possible number of right-shifts.

#### **Low-Voltage Operation**

The DS1886 contains two power-on reset (POR) levels. The lower level is a digital POR (POD) and the higher level is an analog POR (POA). At startup, before the supply voltage rises above POA, the outputs are disabled, all SRAM locations are set to their defaults, shadowed EEPROM locations are zero, and all analog



Figure 6. RSSI in PIN Mode

#### Table 3. RSSI Hysteresis Threshold Values

# OF RIGHT- SHIFTS	FINE MODE MAX (HEX)	COARSE MODE MIN* (HEX)
0	FFF8h	F000h
1	7FFCh	7800h
2	3FFEh	3C00h
3	1FFFh	1E00h
4	0FFFh	0F00h
5	07FFh	0780h
6	03FFh	03C0h
7	01FFh	01E0h

\*This is the minimum reported coarse mode conversion.

#### **Table 4. RSSI Configuration Registers**

REGISTER	FINE MODE	COARSE MODE	
Gain Register (RSSI FINE/COARSE SCALE)	98h–99h, A2h Table 02h	9Ch–9Dh, A2h Table 02h	
Offset Register (RSSI FINE/COARSE OFFEST)	A8h-A9h, A2h Table 02h	ACh–ADh, A2h Table 02h	
RIGHT-SHIFT <sub>1</sub> Register	8Eh, A2h Table 02h	N/A	
RSSIC and RSSIF Bits (RIGHT-SHIFT <sub>0</sub> )	8Fh, A2h Table 02h		
RSSIR Bit (UPDATE)	6Fh, A2h Lower Memory		
RSSI Measurement (RSSI VALUE)	68h–69h, A2h Lower Memory		

# SFP and PON ONU Controller with Digital LDD Interface

circuitry is disabled. When V<sub>CC</sub> reaches POA, the SEE is recalled, and the analog circuitry is enabled. While V<sub>CC</sub> remains above POA, the device is in its normal operating state, and it responds based on its nonvolatile configuration. If during operation V<sub>CC</sub> falls below POA, but is still above POD, the SRAM retains the SEE settings from the first SEE recall, but the device analog is shut down and the outputs are disabled. If the supply voltage recovers back above POA, the device immediately resumes normal operation. If the supply voltage falls below POD, the device SRAM is placed in its default state and another SEE recall is required to reload the nonvolatile settings. The EEPROM recall occurs the next time V<sub>CC</sub> next exceeds POA. Figure 7 shows the sequence of events as the voltage varies.

Any time V<sub>CC</sub> is above POD, the I<sup>2</sup>C interface can be used to determine if V<sub>CC</sub> is below the POA level. This is accomplished by checking the RDYB bit in the STATUS byte (<u>A2h Lower Memory, Register 6Eh</u>). RDYB is set when V<sub>CC</sub> is below POA; when V<sub>CC</sub> rises above POA, RDYB is timed (within  $500\mu$ s) to go to 0, at which point the part is fully functional.

For all device addresses sourced from EEPROM (<u>A2h</u> <u>Table 02h, Register 8Ch</u>), the default DEVICE ADDRESS is A2h until V<sub>CC</sub> exceeds POA, allowing the device address to be recalled from the EEPROM.

#### **Power-On Analog (POA)**

POA holds the DS1886 in reset until V<sub>CC</sub> is at a suitable level (V<sub>CC</sub> > POA) for the device to accurately measure with its ADC and compare analog signals with its quick-trip monitors. Because V<sub>CC</sub> cannot be measured by the ADC when V<sub>CC</sub> is less than POA, POA also asserts the VCC LO alarm, which is cleared by a V<sub>CC</sub> ADC conversion greater than the customer-programmable V<sub>CC</sub> low ADC limit. This allows a programmable limit to ensure that the head room requirements of the transceiver are satisfied during a slow power-up. The TXFOUT output does not latch until there is a conversion above the V<sub>CC</sub> low limit. The POA alarm is nonmaskable. See the *Low-Voltage Operation* section for more information.



Figure 7. Low-Voltage Hysteresis Example

# SFP and PON ONU Controller with Digital LDD Interface

#### **Delta-Sigma Output and Reference**

One delta-sigma output (DAC) is provided. This provides a 10-bit resolution output. The maximum voltage output is set by the input REFIN. An inexpensive shunt reference is recommended to generate the voltage applied to REFIN, as shown in <u>Figure 8</u>. The output includes the ability to compensate the APD bias for temperature as given by the following formula:

DAC\_INT = TINDEX[6:0] + DAC OFFSET

If INV\_DAC = 0, then DAC[9:0] = DAC\_INT/DACFS x V<sub>REFIN</sub>.

If INV\_DAC = 1, then DAC[9:0] = [3FF - (DAC\_INT/ DACFS)]  $\times$  VREFIN.

where:

- 1) INV\_DAC is at A2h Table 02h, Register 8Dh, bit 7.
- 2) TINDEX is at A2h Table 02h, Register 81h.
- DAC OFFSET is an 8-bit value, representing the 8 MSBs of a 10-bit value. The two LSBs are 0.
- DACFS (<u>A2h Table 02h, Register 88h</u>) is an 8-bit value, representing the 8 MSBs of a 10-bit value. The two LSBs are 0.
- 5) DAC is a 10-bit value.
- 6) The DAC[9:0] is clamped at DACFS.
- 7) DAC\_INT is an internal signal.

The delta-sigma output uses pulse-density modulation. It provides much lower output ripple than a standard

digital PWM output given the same clock rate and filter components. An RC filter is required on the DAC output as suggested in Figure 8. The external RC filter components are chosen based on ripple requirements, output load, delta sigma frequency, and desired response time. Before  $t_{INIT}$ , the DAC output is high impedance.

The reference input, REFIN, is the supply voltage for the DAC's output buffer. The voltage source connected to REFIN must be able to support the edge rate requirements of the delta sigma outputs. In a typical application, a 0.1uF capacitor should be connected between REFIN and ground.

The DS1886's delta-sigma output is 10 bits. For illustrative purposes, a 3-bit example is provided in Figure 9.



Figure 8. Recommended Shunt Reference and RC Filter for DAC Output



Figure 9. Delta-Sigma Output

# SFP and PON ONU Controller with Digital LDD Interface



Figure 10. TXFOUT and TXDOUT Logic Diagram.



Figure 11. RSEL Logic Diagram

#### **Digital I/O Pins**

Five digital inputs and three digital output pins are provided for monitoring and control.

#### LOS, LOSOUT

By default, the LOS pin is used to convert a standard comparator output for loss of signal (LOS) to an opencollector output (LOSOUT). The status of LOS can be read in the STATUS byte (A2h Lower Memory, Register 6Eh) as the RXL bit. The RXL signal can be inverted (INV LOS = 1) before driving the open drain output transistor.

#### RSEL

The level of RSEL can be read by reading the STATUS register (A2h Lower Memory, Register 6Eh). The status of RSEL determines whether SETLOSL or SETLOSH is written to the MAX3945 register SET\_LOS.

#### TXD, TXDOUT

TXDOUT is generated from a combination of TXFOUT and TXD (see the CNFGC register <u>A2h Table 02h</u>, <u>Register 8Bh</u> for enabling these options). A software control identical to TXD is available (TXDC, <u>A2h Lower</u> <u>Memory, Register 6Eh</u>). A TXD pulse is internally extended (t<sub>INITR1</sub>) to inhibit the latching of low alarms and warnings. The intended use is a direct connection to the MAX3710's DISABLE input if this is desired. When V<sub>CC</sub> < POA, TXDOUT is high impedance.

#### IN1, TXF, Transmit Fault (TXFOUT) Output

TXFOUT can be triggered by all alarms and warnings and also the pins TXF and IN1 (Figure 10). The ADC alarms and warnings require enabling (A2h Table 01h/05h, Registers

# SFP and PON ONU Controller with Digital LDD Interface

F8h and FDh). See Figure 12a and Figure 12b for nonlatched and latched operation. Figure 12c describes this TXFOUT behavior during power-on. Latching of the alarms is controlled by CNFGB and CNFGC Registers (A2h Table 02h, Register 8Ah and A2h Table 02h, Register 8Bh).

The DS1886 monitors the IMODOVFL and IBIASOVFL bits in the MAX3710 DPCSTAT register. If any of these bits is set, the user can optionally cause TXFOUT to be

set. A mask bit, BIASMODOVFL\_FLT in <u>A2h Table 02h</u>, Register 8Bh, must be set to enable this functionality.

#### **Die Identification**

The DS1886 has an ID hardcoded in its die. Two registers (DEVICE ID <u>A2h Table 02h</u>, <u>Register CEh</u> and DEVICE VER <u>A2h Table 02h</u>, <u>Register CFh</u>) are assigned for this feature. Register CEh reads 84h to identify with the device as the DS186, and Register CFh reads the present device version.



Figure 12a. TXFOUT Nonlatched Operation







Figure 12c. TXFOUT During Power-On

# SFP and PON ONU Controller with Digital LDD Interface

#### DS1886 Master Communication Interface

The DS1886 controls the MAX3710 using a proprietary 3-wire interface. The DS1886 configures the MAX3710 on startup and then continuously updates the MAX3710 with new LUT values. The DS1886 operates in one of three modes: open loop, APC loop, and dual closed loop. The DS1886 can also configure the MAX3945 on startup. The communication between the DS1886 and the MAX3710 and MAX3945 is transparent to the end user. In addition, commands can be issued to the MAX3710 and MAX3945 using the DS1886's manual mode.

#### **3-Wire Master Interface**

The DS1886 acts as the master, initiating communication with and generating the clock for the Maxim slave

Table 5. 3-Wire Transaction Detail

BIT	NAME	DESCRIPTION
15:9	Address	7-bit internal register address
8	RWN	0: write, 1: read
7:0	Data	8-bit read or write data

device(s). It is a 3-pin interface consisting of SDAOUT, a bidirectional data line; clock signal SCLOUT; and CSEL1OUT chip-select output (active high). A second, independent chip select (CSEL2OUT) is provided for use with the MAX3945.

#### Protocol

The DS1886 initiates a data transfer by asserting the CSEL1OUT or CSEL2OUT pin. It then starts to generate a clock signal after CSEL1OUT or CSEL2OUT has been set to 1. Each operation consists of 16 bit transfers (15-bit address/data, 1-bit RWN). All data transfers are MSB first.

Write Mode (RWN = 0): The master generates 16 clock cycles at SCLOUT in total. It outputs 16 bits (MSB first) to the SDAOUT line at the falling edge of the clock. The master closes the transmission by setting CSEL1OUT and CSEL2OUT to 0.

**Read Mode (RWN = 1):** The master generates 16 clock cycles at SCLOUT in total. It outputs 8 bits (MSB first) to the SDAOUT line at the falling edge of the clock. The SDAOUT line is released after the RWN bit has been transmitted. The slave outputs 8 bits of data (MSB first) at rising edge of the clock. The master samples SDAOUT at the falling edge of SCLOUT. The master closes the transmission by setting the CSEL1OUT and CSEL2OUT to 0.



Figure 13. 3-Wire Interface Timing Diagram

# **SFP and PON ONU Controller** with Digital LDD Interface

#### 3-Wire Slave Register Map and DS1886 Corresponding Location

When the MAX3945 registers are written, the MAX3710 are also written simultaneously (Table 6).

#### 3-Wire Master Flowchart

Figure 14 explains the working of the 3-wire master in the DS1886 in all three opreating modes. These modes are described in the DS1886 with MAX3710 Operating *Modes* section.

#### Table 6. 3-Wire Register Map and DS1886 Corresponding Location

DS1886 REGISTER	DS1886	MAX3710	MAX3710	MAX3945	MAX3945
(A2h TABLE 02h)	REGISTER NAME	ADDRESS	REGISTER NAME	ADDRESS	REGISTER NAME
82h–83h	MODULATION VALUE	0Eh	SET_IMOD	N/A	N/A
85h	APC VALUE	11h	SET_2XAPC	N/A	N/A
86h–87h	SET_BIAS VALUE	0Dh	SET_IBIAS	N/A	N/A
CAh	INCBYTE[7:4]	0Fh	BIASINC	N/A	N/A
CAh	INCBYTE[3:0]	10h	MODINC	N/A	N/A
CBh	TXCTRL5 DPC	0Ah	TXCTRL5	N/A	N/A
CCh	IMODMAX	0Ch	IMODMAX	N/A	N/A
CDh	IBIASMAX	0Bh	IBIASMAX	N/A	N/A
E0h	RXCTRL1	01h	RXCTRL1	00h	RXCTRL1
E1h	RXCTRL2	02h	RXCTRL2	01h	RXCTRL2
E2h	SETCML	03h	SET_CML	03h	SET_CML
E3h	SETLOSH	04h	SET_LOS	N/A	N/A
E4h	TXCTRL1	06h	TXCTRL1	N/A	N/A
E5h	TXCTRL2	07h	TXCTRL2	N/A	N/A
E6h	TXCTRL3	08h	TXCTRL3	N/A	N/A
E7h	TXCTRL4	09h	TXCTRL4	N/A	N/A
E8h	TXCTRL5 APC OL	0Ah	TXCTRL5	N/A	N/A
E9h	TXCTRL6	13h	TXCTRL6	N/A	N/A
EAh	TXCTRL7	05h	TXCFG	N/A	N/A
ECh	SETLOSH_3945	N/A	N/A	04h	SET_LOS
EDh	SETLOSL_3945	N/A	N/A	04h	SET_LOS
EEh	SETLOSTIMER_3945	N/A	N/A	12h	SET_LOSTIMER
F0h	3WCTRL				
F1h	ADDRESS	Manual contro	l of read/write from/to 3-	wire slave devices	; useful for determining
F2h	WRITE	corre	ct settings for the slave	devices and also f	or debugging.
F3h	READ				
F4h	TXSTAT2	1Fh	TXSTAT2	N/A	N/A
F5h	TXSTAT1	1Eh	TXSTA1	N/A	N/A
F6h	DPCSTAT	1Dh	DPCSTAT	N/A	N/A
F7h	RXSTAT	1Ch	RXSTAT	N/A	N/A

# SFP and PON ONU Controller with Digital LDD Interface



Figure 14. 3-Wire Flowchart

### SFP and PON ONU Controller with Digital LDD Interface



Figure 15. MAX3710 Brownout Detection Flowchart

#### **3-Wire Power-On Reset**

The DS1886 detects whether a power-on reset has occured on the slave 3-wire device. This is done using the flowchart shown in Figure 15.

# SFP and PON ONU Controller with Digital LDD Interface

#### DS1886 with MAX3710 Operating Modes

The user has the option of selecting among open loop, APC loop, and dual closed-loop operation modes. These can be programmed using the DPC\_EN and APC\_EN bits in the MAX3710 TXCTRL3 register (Address H0x08), programmed through <u>A2h Table 02h</u>, <u>Register E6h</u>. <u>Table 7</u> indicates what the values in each LUT corresponds to in each of the modes. LUT values are not automatically updated when changing between operating modes.

**Open Loop Mode, DPC\_EN = 0, APC\_EN = 0** In open loop mode, the laser bias and modulation are both controlled using LUTs. Each LUT consists of an 8-bit LUT with up to 2°C temperature resolution and an 8-bit offset LUT. This allows the DS1886 to fully support the 10-bit bias DAC and 9-bit modulation DAC inside the MAX3710.

#### APC Loop Mode, DPC\_EN = 0, APC\_EN = 1

In APC loop or single closed-loop mode, the laser bias is controlled by an APC loop, while the modulation is controlled using a temperature-indexed LUT. The APC setpoint is controlled using an LUT having up to 16°C resolution. The APC loop initial value (SET\_IBIAS) is set using an LUT having up to 2°C resolution. The modulation LUT consists of an 8-bit LUT with up to 2°C temperature resolution and an 8-bit offset LUT. This allows the DS1886 to fully support the 10-bit bias DAC and 9-bit modulation DAC inside the MAX3710.

**Dual Closed-Loop Mode, DPC\_EN = 1, APC\_EN = 1** In dual closed-loop mode, the laser bias is controlled by an APC loop, while the modulation is controlled with an extinction ratio loop. The APC setpoint and extinction ratio setpoints are controlled using 8-bit LUTs with up to  $2^{\circ}$ C temperature resolution and 8-bit offset LUTs. Each loop is initialized using 8-byte LUTs.

TABLE	REGISTER	OPEN LOOP	APC LOOP	DUAL CLOSED LOOP	
	80h–A7h 8-Bit Modulation Value [7:0]		8-Bit Modulation Value [7:0]	8-Bit TXCTRL5[7:0]	
F0h-F7h		IMODMAX[8:1]	IMODMAX[8:1]	IMODMAX[8:1]	
04h F8h-	F8h-FFh	Modulation Offset [9:2]	Modulation Offset [9:2]	SET_IMOD[8:1] (MOD Initial Value)	
	80h–A7h	8-Bit BIAS Value [7:0]	8-Bit SET_IBIAS [9:2]	8-Bit SET_IBIAS [9:2]	
06h	F0h–F7h	IBIASMAX[9:2]	IBIASMAX[9:2]	IBIASMAX[9:2]	
	F8h–FFh	BIAS Offset [9:2]	8-Bit APC Value [7:0]	8-Bit APC Value [7:0]	
08h			INCBYTE 7:4 = BIASINC 3:0 = MODINC (set to all zeros)	INCBYTE 7:4 = BIASINC 3:0 = MODINC	

#### Table 7. DS1886 LUT Functions in Open Loop, APC Loop, and Dual Closed-Loop Modes

# SFP and PON ONU Controller with Digital LDD Interface

#### BIAS, MODULATION, SET\_2XAPC, TXCTRL5 LUTs

LUTs allow temperature indexing the BIAS and MODULATION values and their respective offsets. Depending on the operation mode (see the <u>DS1886 with</u> <u>MAX3710 Operating Modes</u> section), the LUTs function differently, as indicated in <u>Table 7</u>.

The LUTs have nonlinear temperature indexing. After every temperature conversion, based on the internal temperature read, a TINDEX value is calculated, which then indexes the LUT. The LUTs can index with a resolution as low as 2°C.

This is illustrated in <u>Table 8</u> and <u>Table 9</u>. BIAS, MODULATION and TXCTRL5 are 5-row LUTs. Further details can be found in the LUT descriptions.

#### Table 8. DS1886 LUT Memory Map for 5-Row Table (Temperature Values Indicated in °C)

ROW	BYTE 0	BYTE 1	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE 6	BYTE 7
80h	-40	-32	-24	-16	-8	0	+8	+16
88h	+24	+28	+32	+36	+40	+44	+48	+52
90h	+56	+58	+60	+62	+64	+66	+68	+70
98h	+72	+74	+76	+78	+80	+82	+84	+86
A0h	+88	+90	+92	+94	+96	+98	+100	+102

#### Table 9. DS1886 LUT Memory Map for 5-Row Table (TINDEX Values Indicated in Hex)

ROW	BYTE 0	BYTE 1	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE 6	BYTE 7
80h	80	84	88	8C	90	94	98	9C
88h	A0	A2	A4	A6	A8	AA	AC	AE
90h	B0	B1	B2	B3	B4	B5	B6	B7
98h	B8	B9	BA	BB	BC	BD	BE	BF
A0h	C0	C1	C2	C3	C4	C5	C6	C7

# SFP and PON ONU Controller with Digital LDD Interface



Figure 16. Offset LUT



Figure 17. MODULATION LUT (Open Loop and APC Mode)



Figure 18. BIAS LUT (Open Loop)

#### Table 10. Temperature Resolution for Offsets

ROW	BYTE 0	BYTE 1	BYTE 2	BYTE 3	BYTE 4	BYTE 5	BYTE 6	BYTE 7
F8h	-40°C	-8°C	+8°C	+24°C	+40°C	+56°C	+72°C	+88°C

The offsets are also temperature indexed. Figure 16 illustrates how the offsets would affect the final output as the temperature varies.

Table 10 shows the temperature resolution for the offsets.

#### MODULATION Value

Figure 17 shows how to calculate the MODULATION value that is recalled from the LUT and sent to the MAX3710.

#### BIAS Value

Figure 18 shows how to calculate the BIAS value that is recalled from the LUT and sent to the MAX3710.

# SFP and PON ONU Controller with Digital LDD Interface

#### Table 11a. Power Leveling Details (when DS1863\_MODE = 0, default)

POWER LEVEL (dB)	POW_LEV[1:0] (REGISTER 6Fh)	MODULATION CHANGE	KRMD[2:1] (MAX3710)	TXCTRL3 POW_LEV_INIT
0	00	None	1X	1X
-3	01	Right-shift SET_IMOD once	01	01
-6	1X	Right-shift SET_IMOD twice	00	00

#### Table 11b. Power Leveling Details (when DS1863\_MODE = 1) 1

POWER LEVEL (dB)	POW_LEV_DS1863[2:0] (REGISTER 8Ch)	MODULATION CHANGE	KRMD[2:1] (MAX3710)
0	000–010	None	1X
-3	011–110	Right-shift SET_IMOD once	01
-6	111	Right-shift SET_IMOD twice	00

#### **Power Leveling**

The DS1886 supports power leveling as described in G.984.2. The POW\_LEV[1:0] bits in UPDATE <u>A2h Lower</u> <u>Memory, Register 6Fh</u> allow for three power level settings: 0dB, -3dB, and -6dB. Depending on the operation mode, a combination of SET\_IMOD and the KRMD bits (MAX3710 TXCTRL3 register) are adjusted to meet these power-level settings. The KRMD bits adjust the gain of the APC loop and extinction ratio loop. See <u>Table 11a</u> and Table 11b.

#### Manual MAX3710 Operations

The master interface is controllable using four registers in the DS1886: 3WCTRL, ADDRESS, WRITE, READ. Commands can be manually issued while the DS1886 is in normal operation mode. It is also possible to suspend normal 3-wire commands so that only manual operation commands are sent (3WCTRL, <u>A2h Table 04h, Register</u> <u>F8h-FFh</u>).

#### **I2C Communication**

#### I<sup>2</sup>C Definition

The following terminology is commonly used to describe I<sup>2</sup>C data transfers.

**Master Device:** The master device controls the slave devices on the bus. The master device generates SCL clock pulses and START and STOP conditions.

**Slave Devices:** Slave devices send and receive data at the master's request.

**Bus Idle or Not Busy:** Time between STOP and START conditions when both SDA and SCL are inactive and in their logic-high states.

**START Condition:** A START condition is generated by the master to initiate a new data transfer with a slave. Transitioning SDA from high to low while SCL remains high generates a START condition. See Figure 19 for applicable timing.

**STOP Condition:** A STOP condition is generated by the master to end a data transfer with a slave. Transitioning SDA from low to high while SCL remains high generates a STOP condition. See Figure 19 for applicable timing.

**Repeated START Condition:** The master can use a repeated START condition at the end of one data transfer to indicate that it will immediately initiate a new data transfer following the current one. Repeated STARTs are commonly used during read operations to identify a specific memory address to begin a data transfer. A repeated START condition is issued identically to a normal START condition. See Figure 19 for applicable timing.

**Bit Write:** Transitions of SDA must occur during the low state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the setup and hold time requirements (Figure 19). Data is shifted into the device during the rising edge of the SCL.

**Bit Read:** At the end a write operation, the master must release the SDA bus line for the proper amount of setup time before the next rising edge of SCL during

# SFP and PON ONU Controller with Digital LDD Interface

a bit read (Figure 19). The device shifts out each bit of data on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse. Remember that the master generates all SCL clock pulses, including when it is reading bits from the slave.

Acknowledgement (ACK and NACK): An acknowledgement (ACK) or not-acknowledge (NACK) is always the 9th bit transmitted during a byte transfer. The device receiving data (the master during a read or the slave during a write operation) performs an ACK by transmitting a zero during the 9th bit. A device performs a NACK by transmitting a one during the 9th bit. Timing for the ACK and NACK is identical to all other bit writes (Figure 19). An ACK is the acknowledgment that the device is properly receiving data. A NACK is used to terminate a read sequence or as an indication that the device is not receiving data.

**Byte Write:** A byte write consists of 8 bits of information transferred from the master to the slave (most significant bit first) plus a 1-bit acknowledgement from the slave to the master. The 8 bits transmitted by the master are done according to the bit write definition and the acknowledgement is read using the bit read definition.

**Byte Read:** A byte read is an 8-bit information transfer from the slave to the master plus a 1-bit ACK or NACK from the master to the slave. The 8 bits of information that are transferred (most significant bit first) from the slave to the master are read by the master using the bit read definition, and the master transmits an ACK using the bit write definition to receive additional data bytes. The master must NACK the last byte read to terminate communication so the slave returns control of SDA to the master.

**Slave Address Byte:** Each slave on the  $I^2C$  bus responds to a slave address byte sent immediately following a START condition. The slave address byte contains the slave address in the most significant 7 bits and the R/W bit in the least significant bit.

The DS1886 responds to two slave addresses. The auxiliary memory always responds to a fixed I<sup>2</sup>C slave address, A0h. The Lower Memory and Tables 00h-08h respond to I<sup>2</sup>C slave addresses that can be configured to any value between 00h-FEh using the DEVICE ADDRESS byte (A2h Table 02h, Register 8Ch). The user also must set the ASEL bit (A2h Table 02h, Register 89h) for this address to be active. By writing the correct slave address with  $R/\overline{W} = 0$ , the master indicates that it would write data to the slave. If R/W = 1, the master reads data from the slave. If an incorrect slave address is written, the device assumes the master is communicating with another I<sup>2</sup>C device and ignores the communications until the next START condition is sent. If the main device's slave address is programmed to be A0h, access to the auxiliary memory is disabled.

**Memory Address:** During an I<sup>2</sup>C write operation to the device, the master must transmit a memory address to identify the memory location where the slave is to store



Figure 19. I<sup>2</sup>C Timing Diagram
# SFP and PON ONU Controller with Digital LDD Interface

the data. The memory address is always the second byte transmitted during a write operation following the slave address byte.

### **I<sup>2</sup>C** Protocol

See Figure 20 for an example of I<sup>2</sup>C timing.

Writing a Single Byte to a Slave: The master must generate a START condition, write the slave address byte ( $R/\overline{W} = 0$ ), write the memory address, write the byte of data, and generate a STOP condition. Remember that the master must read the slave's acknowledgement during all byte write operations.

Writing Multiple Bytes to a Slave: To write multiple bytes to a slave, the master generates a START condition, writes the slave address byte (R/W = 0), writes the memory address, writes up to 8 data bytes, and generates a STOP condition. The device writes 1 to 8 bytes (one page or row) with a single write transaction. This is internally controlled by an address counter that allows data to be written to consecutive addresses without

transmitting a memory address before each data byte is sent. The address counter limits the write to one 8-byte page (one row of the memory map). Attempts to write to additional pages of memory without sending a STOP condition between pages results in the address counter wrapping around to the beginning of the present row.

For example: A 3-byte write starts at address 06h and writes three data bytes (11h, 22h, and 33h) to three "consecutive" addresses. The result is that addresses 06h and 07h would contain 11h and 22h, respectively, and the third data byte, 33h, would be written to address 00h.

To prevent address wrapping from occurring, the master must send a STOP condition at the end of the page, then wait for the bus free time or EEPROM write time to elapse. Then the master can generate a new START condition and write the slave address byte ( $R/\overline{W} = 0$ ) and the first memory address of the next memory row before continuing to write data.



Figure 20. Example I<sup>2</sup>C Timing

### SFP and PON ONU Controller with Digital LDD Interface

Acknowledge Polling: Any time a EEPROM page is written, the device requires the EEPROM write time  $(t_W)$  after the STOP condition to write the contents of the page to EEPROM. During the EEPROM write time, the device does not acknowledge its slave address because it is busy. It is possible to take advantage of that phenomenon by repeatedly addressing the device, which allows the next page to be written as soon as the device is ready to receive the data. The alternative to acknowledge polling is to wait for maximum period of t<sub>W</sub> to elapse before attempting to write again to the device.

**EEPROM Write Cycles:** When EEPROM writes occur, the device writes the whole EEPROM memory page, even if only a single byte on the page was modified. Writes that do not modify all 8 bytes on the page are allowed and do not corrupt the remaining bytes of memory on the same page. Because the whole page is written, bytes on the page that were not modified during the transaction are still subject to a write cycle. This can result in a whole page being worn out over time by writing a single byte repeatedly. Writing a page 1 byte at a time wears the EEPROM out 8x faster than writing the entire page at once. The device's EEPROM write cycles are specified in the Nonvolatile Memory Characteristics table. The specification shown is at the worst-case temperature. It can handle approximately 10x that many writes at room temperature. Writing to SRAM-shadowed EEPROM memory with SEEB = 1 does not count as a EEPROM write cycle when evaluating the EEPROM's estimated lifetime.

**Reading a Single Byte from a Slave:** Unlike the write operation that uses the memory address byte to define where the data is to be written, the read operation occurs at the present value of the memory address counter. To read a single byte from the slave, the master generates a START condition, writes the slave address byte with  $R/\overline{W} = 1$ , reads the data byte with a NACK to indicate the end of the transfer, and generates a STOP condition.

**Manipulating the Address Counter for Reads:** A dummy write cycle can be used to force the address pointer to a particular value. To do this, the master generates a START condition, writes the slave address byte (R/W = 0), writes the memory address where it

desires to read, generates a repeated START condition, writes the slave address byte (R/W = 1), reads data with ACK or NACK as applicable, and generates a STOP condition.

### **Memory Organization**

The following sections provide the device's register definitions (see Figure 21 for the memory map). Each register or row of registers has an access descriptor that determines the password level required to read or write the memory. Level 2 password is intended for the module manufacture access only; level 1 password allows another level of protection for items the end consumer may wish to protect. Many registers are always readable, but require password access to write. There are a few registers that cannot be read without password access. The below access codes describe each mode used by the DS1886 with factory setting for the PW\_ENA (A2h Table 02h, Register C0h) and PW\_ENB (A2h Table 02h, Register C1h) values set to factory settings.

ACCESS CODE	READ ACCESS	WRITE ACCESS
<0>	than the rest of the row	ne row/byte is different v/byte, so look at each y for permissions.
<1>	Read all	Write PW2
<2>	Read all	Write not applicable
<3>	Read all	Write all, but the device hardware also writes to these bytes/bits
<4>	Read PW2	Write PW2 + mode_bit
<5>	Read all	Write all
<6>	Read not applicable	Write all
<7>	Read PW1	Write PW1
<8>	Read PW2	Write PW2
<9>	Read not applicable	Write PW2
<10>	Read PW2	Write not applicable
<11>	Read all	Write PW1

# SFP and PON ONU Controller with Digital LDD Interface



# SFP and PON ONU Controller with Digital LDD Interface

### **Register Descriptions**

The register maps show each byte/word (2 bytes) in terms of its row in the memory. The first byte in the row is located in memory at the row address (hexadecimal) in the leftmost column. Each subsequent byte on the row is one/two memory locations beyond the previous byte/word's address. A total of 8 bytes are present on each row. For more information about each of these bytes, see the corresponding register description.

	LOWER MEMORY												
ROW	BOW NAME	WO	RD 0	WORD 1		wo	RD 2	WORD 3					
(HEX)	NOW NAME	BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F				
00	<1>THRESHOLD0	TEMP A	LARM HI	TEMP A	LARM LO	TEMP V	/ARN HI	TEMP W	ARN LO				
08	<1>THRESHOLD1	V <sub>CC</sub> AL	ARM HI	V <sub>CC</sub> AL	ARM LO	V <sub>CC</sub> W	ARN HI	V <sub>CC</sub> WA	RN LO				
10	<1>THRESHOLD <sub>2</sub>	TXB AL	ARM HI	TXB AL	ARM LO	TXB WARN HI		TXB WA	RN LO				
18	<1>THRESHOLD3	TXP AL	ARM HI	TXP AL	ARM LO	TXP W	ARN HI	TXP WA	RN LO				
20	<1>THRESHOLD <sub>4</sub>	RSSI AL	ARM HI	RSSI AL	ARM LO	RSSI W	ARN HI	RSSI W/	ARN LO				
28–37	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY				
38–5F	<1>EEPROM	EE	EE	EE	EE	EE	EE	EE	EE				
60	<2>ADC VALUES0	TEMP	VALUE	V <sub>CC</sub> V	/ALUE	TXB V	ALUE	TXP V	ALUE				
68	<0>ADC VALUES1	<2>RSS	I VALUE	<2>RES	SERVED	<2>RESERVED		<0>STATUS	<3>UPDATE				
70	<5>ALARM/WARN	ALARM <sub>3</sub>	ALARM <sub>2</sub>	RESERVED	RESERVED	WARN <sub>3</sub>	WARN <sub>2</sub>	RESERVED	RESERVED				
78	<0> TABLE SELECT	<5>RESERVED	<5>RESERVED	<5>RESERVED	<6>PWE MSW	<6>PWE MSW <6>PWE LSW		<6>PWE LSW	<5>TBL SEL				

### A2h Lower Memory Register Map

### A2h Table 01h Register Map

	A2h TABLE 01h												
ROW	ROW NAME	WORD 0		WORD 1		woi	RD 2	WORD 3					
(HEX)	NOW NAME	BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F				
80-BF	<7>EEPROM	EE											
C0-F7	<8>EEPROM	EE											
F8	<sup>-8</sup> <sup>&lt;8</sup> >ALARM ENABLE ALARM EN <sub>3</sub> ALARM EN <sub>2</sub> RESERVED RESERVED WARN EN <sub>3</sub> WARN EN <sub>2</sub> RESERVED RESERVED RESERVED												

**Note:** The ALARM ENABLE bytes (Registers F8h–FFh) can be configured to exist in A2h Table 05h instead of here at A2h Table 01h with the MASK bit (<u>A2h Table 02h, Register 89h</u>). If the row is configured to exist in A2h Table 05, then these locations are EE in A2h Table 01h.

ACCESS CODE	<0>	<1>	<2>	<3>	<4>	<5>	<6>	<7>	<8>	<9>	<10>	<11>
Read Access	See each	All	All	All	PW2	All	N/A	PW1	PW2	N/A	PW2	All
Write Access	bit/byte separately	PW2	N/A	All and device hardware	PW2 + mode bit	All	All	PW1	PW2	PW2	N/A	PW1

# SFP and PON ONU Controller with Digital LDD Interface

	A2h TABLE 02h (PW2)												
ROW		WOF	RD 0	wo	RD 1	WO	RD 2	wo	RD 3				
(HEX)	ROW NAME	BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F				
80	<0>CONFIG0	<8>MODE	<4>TINDEX	<4>MODULA	TION VALUE	RESERVED	<4>APC VALUE	<4>SET_IB	IAS VALUE				
88	<8>CONFIG1	DACFS	CNFGA	CNFGB	CNFGC	RESERVED	CNFGD	RSHIFT <sub>1</sub>	RSHIFT <sub>0</sub>				
90	<8>SCALE0	XOVER COARSE		V <sub>CC</sub> S	SCALE	TXB SCALE		TXP S	SCALE				
98	<8>SCALE <sub>1</sub>	RSSI FIN	E SCALE	RESE	RVED	RSSI COARSE SCALE		RESE	RVED				
A0	<8>OFFSET0	XOVEF	R FINE	V <sub>CC</sub> C	FFSET	TXB OFFSET		TXP C	FFSET				
A8	<8>OFFSET1	RSSI FINE	E OFFSET	RESE	RVED	RSSI COARSE OFFSET		RSSI COARSE OFFSET		INTERNAL T	EMP OFFSET*		
B0	<9>PWD VALUE	PW1	MSW	PW1 LSW PW2 MSW		PW2	LSW						
B8	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY				
C0	<8>PWD ENABLE	PW_ENA	PW_ENB	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	TBLSELPON				
C8	<0>MAXROW	<4>DAC VALUE	<4>DAC VALUE	<4>INCBYTE	<4>TXCTRL5 DPC	<4>IMODMAX	<4>IBIASMAX	<10>DEVICE ID	<10>DEVICE VER				
D0-DF	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY				
E0	<8>3W CONFIG0	RXCTRL1	RXCTRL2	SETCML	SETLOSH	TXCTRL1	TXCTRL2	TXCTRL3	TXCTRL4				
E8	<8>3W CONFIG <sub>1</sub>	TXCTRL5 APC OL	TXCTRL6	TXCTRL7	RESERVED	SETLOSH_3945	SETLOSL_3945	SET_LOS TIMER_3945	3WSET				
FO	<0>3W CONFIG <sub>2</sub>	<8>3WCTRL	<8>ADDRESS	<8>WRITE	<10>READ	<10>TXSTAT2	<10>TXSTAT1	<10>DPCSTAT	<10>RXSTAT				
F8	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY				

### A2h Table 02h Register Map

\*The final result must be XORed with BB40h before writing to this register.

\*\*Do not write to this register.

ACCESS CODE	<0>	<1>	<2>	<3>	<4>	<5>	<6>	<7>	<8>	<9>	<10>	<11>
Read Access	See each	All	All	All	PW2	All	N/A	PW1	PW2	N/A	PW2	All
Write Access	bit/byte separately	PW2	N/A	All and device hardware	PW2 + mode bit	All	All	PW1	PW2	PW2	N/A	PW1

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Table 04h Register Map

	A2h TABLE 04h (MODULATION OR TXCTRL5 LUT)												
ROW	ROW NAME	woi	RD 0	WORD 1		woi	RD 2	WORD 3					
(HEX)	ROW NAME	BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F				
80–A7	<8>MODULATION/ TXCTRL5		SEE TABLE DESCRIPTION										
A8-EF	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY				
F0	<8>IMODMAX	MOD MAX LUT	MOD MAX LUT	MOD MAX LUT	MOD MAX LUT	MOD MAX LUT	MOD MAX LUT	MOD MAX LUT	MOD MAX LUT				
F8	<8>MOD OFFSET/ SET_IMOD LUT		SEE TABLE DESCRIPTION										

### A2h Table 05h Register Map

	A2h TABLE 05h											
ROW (HEX)	ROW NAME	WORD 0		woi	RD 1	WO	RD 2	WORD 3				
		BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F			
80–F7	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY			
F8	<8>ALARM ENABLE	ALARM EN <sub>3</sub>	ALARM EN <sub>2</sub>	RESERVED	RESERVED	WARN EN3	WARN EN <sub>2</sub>	RESERVED	RESERVED			

**Note:** A2h Table 05h is empty by default. It can be configured to contain the alarm and warning enable bytes from A2h Table 01h, Registers F8h-FFh with the MASK bit enabled (A2h Table 02h, Register 89h). In this case A2h Table 01h will be empty.

#### A2h Table 06h Register Map

	A2h TABLE 06h (BIAS OR APC LUT)												
ROW	ROW NAME	WOR	RD 0	WORD 1		WORD 2		WORD 3					
(HEX)	ROW NAME	BYTE 0/8	E 0/8 BYTE 1/9 BYTE 2/A BYTE 3/B BYTE 4/C BYTE 5/D BYTE 6/E BYTE 7/F										
80–A7	<8>BIAS/APC LUT				SEE TABLE D	DESCRIPTION							
A8–EF	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY				
F0	<8>IBIASMAX	BIAS MAX LUT	BIAS MAX LUT	BIAS MAX LUT	BIAS MAX LUT	BIAS MAX LUT	BIAS MAX LUT	BIAS MAX LUT	BIAS MAX LUT				
F8	<8>BIAS/SET_IBIAS OFF		SEE TABLE DESCRIPTION										

ACCESS CODE	<0>	<1>	<2>	<3>	<4>	<5>	<6>	<7>	<8>	<9>	<10>	<11>
Read Access	See each	All	All	All	PW2	All	N/A	PW1	PW2	N/A	PW2	All
Write Access	bit/byte separately	PW2	N/A	All and device hardware	PW2 + mode bit	All	All	PW1	PW2	PW2	N/A	PW1

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Table 08h Register Map

	A2h TABLE 08h (INC LUT)												
ROW	ROW NAME	woi	RD 0	WORD 1		WO	RD 2	WORD 3					
(HEX)		BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F				
80–F7	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY				
F8–FF	<8>INCROW	INCBYTE											

### A2h Table 09h Register Map

	A2h TABLE 09h (DAC OFFSET LUT)											
ROW	ROW NAME	WORD 0		WORD 1		wor	RD 2	WORD 3				
(HEX)		BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F			
80–F7	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY	EMPTY			
F8–FF	F8-FF <a>&gt;BAC OFFSET</a> DAC OFF											

### **Auxiliary A0h Memory Register Map**

	AUXILIARY MEMORY (A0h)									
ROW		WOR	WORD 0		WORD 1		WORD 2		WORD 3	
(HEX)	ROW NAME	BYTE 0/8	BYTE 1/9	BYTE 2/A	BYTE 3/B	BYTE 4/C	BYTE 5/D	BYTE 6/E	BYTE 7/F	
00–7F	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE	
80–FF	<5>AUX EE	EE	EE	EE	EE	EE	EE	EE	EE	

ACCESS CODE	<0>	<1>	<2>	<3>	<4>	<5>	<6>	<7>	<8>	<9>	<10>	<11>
Read Access	See each	All	All	All	PW2	All	N/A	PW1	PW2	N/A	PW2	All
Write Access	bit/byte separately	PW2	N/A	All and device hardware	PW2 + mode bit	All	All	PW1	PW2	PW2	N/A	PW1

# SFP and PON ONU Controller with Digital LDD Interface

**A2h Lower Memory Register Descriptions** 

### A2h Lower Memory, Register 00h–01h: TEMP ALARM HI A2h Lower Memory, Register 04h–05h: TEMP WARN HI

	FACTORY DEFAULT		7FFFh							
	READ ACCESS		All							
	WRITE ACCESS		PW2							
	MEMORY TY	PE	Nonvolatile (S	SEE)						
00h, 04h	S	26	25	24	2 <sup>3</sup>	2 <sup>2</sup>	21	2 <sup>0</sup>		
01h, 05h	2-1	2-2	2 <sup>-3</sup>	2-4	2 <sup>-5</sup>	2-6	2-7	2 <sup>-8</sup>		
	BIT 7							BIT 0		

Temperature measurement updates above this two's complement threshold set its corresponding alarm or warning bit. Temperature measurement updates equal to or below this threshold clear its alarm or warning bit.

### A2h Lower Memory, Register 02h–03h: TEMP ALARM LO A2h Lower Memory, Register 06h–07h: TEMP WARN LO

8000h
All
PW2
Nonvolatile (SEE)

02h, 06h	S	26	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20
03h, 07h	2-1	2-2	2 <sup>-3</sup>	2-4	2 <sup>-5</sup>	2-6	2-7	2 <sup>-8</sup>
	BIT 7						~	BIT 0

Temperature measurement updates below this two's complement threshold set its corresponding alarm or warning bit. Temperature measurement updates equal to or above this threshold clear its alarm or warning bit.

### SFP and PON ONU Controller with Digital LDD Interface

A2h Lower Memory, Register 08h–09h:  $V_{CC}$  ALARM HI A2h Lower Memory, Register 0Ch–0Dh:  $V_{CC}$  WARN HI A2h Lower Memory, Register 10h–11h: TXB ALARM HI A2h Lower Memory, Register 14h–15h: TXB WARN HI A2h Lower Memory, Register 18h–19h: TXP ALARM HI A2h Lower Memory, Register 1Ch–1Dh: TXP WARN HI A2h Lower Memory, Register 20h–21h: RSSI ALARM HI A2h Lower Memory, Register 24h–25h: RSSI WARN HI

FACTORY DEFAULT	FFFFh
READ ACCESS	All
WRITE ACCESS	PW2
MEMORY TYPE	Nonvolatile (SEE)

08h, 0Ch, 10h,14h, 18h, 1Ch, 20h, 24h	215	214	213	212	211	210	29	28
09h, 0Dh, 11h, 15h, 19h, 1Dh, 21h, 25h	27	26	25	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20
	BIT 7						,	BIT 0

Voltage measurement updates above this unsigned threshold set its corresponding alarm or warning bit. Voltage measurements equal to or below this threshold clear its alarm or warning bit.

## SFP and PON ONU Controller with Digital LDD Interface

A2h Lower Memory, Register 0Ah–0Bh:  $V_{CC}$  ALARM LO A2h Lower Memory, Register 0Eh–0Fh:  $V_{CC}$  WARN LO A2h Lower Memory, Register 12h–13h: TXB ALARM LO A2h Lower Memory, Register 16h–17h: TXB WARN LO A2h Lower Memory, Register 1Ah–1Bh: TXP ALARM LO A2h Lower Memory, Register 1Eh–1Fh: TXP WARN LO A2h Lower Memory, Register 22h–23h: RSSI ALARM LO A2h Lower Memory, Register 26h–27h: RSSI WARN LO

FACTORY DEFAULT	0000h
READ ACCESS	All
WRITE ACCESS	PW2
MEMORY TYPE	Nonvolatile (SEE)

0Ah, 0Eh, 12h, 16h, 1Ah, 1Eh, 22h, 26h	2 <sup>15</sup>	2 <sup>14</sup>	2 <sup>13</sup>	2 <sup>12</sup>	2 <sup>11</sup>	2 <sup>10</sup>	29	28
0Bh, 0Fh, 13h, 17h, 1Bh, 1Fh, 23h, 27h	27	26	25	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20
	BIT 7							BIT 0

Voltage measurement updates below this unsigned threshold set its corresponding alarm or warning bit. Voltage measurements equal to or above this threshold clear its alarm or warning bit.

# DS1886 SFP and PON ONU Controller with Digital LDD Interface

#### A2h Lower Memory, Register 28h–37h: EMPTY

FACTORY DEFAULTREAD ACCESSN/AWRITE ACCESSN/AMEMORY TYPE

These registers are empty.

#### A2h Lower Memory, Register 38h–5Fh: EE

FACTORY DEFAULT	00h
READ ACCESS	All
WRITE ACCESS	PW2
MEMORY TYPE	Nonvolatile (EE)

38h–5Fh	EE	EE	EE	EE	EE	EE	EE	EE
	BIT 7							BIT 0

PW2 level access-controlled EEPROM.

#### A2h Lower Memory, Register 60h–61h: TEMP VALUE

FACTORY DEFAULT	0000h
READ ACCESS	All
WRITE ACCESS	N/A
MEMORY TYPE	Volatile

60h	S	26	25	24	2 <sup>3</sup>	22	21	20
61h	2-1	2-2	2 <sup>-3</sup>	2-4	2 <sup>-5</sup>	2-6	2 <sup>-7</sup>	2-8
	BIT 7							BIT 0

Signed two's complement direct-to-temperature measurement.

# DS1886 SFP and PON ONU Controller with Digital LDD Interface

### A2h Lower Memory, Register 62h–63h: V<sub>CC</sub> VALUE A2h Lower Memory, Register 64h–65h: TXB VALUE A2h Lower Memory, Register 66h–67h: TXP VALUE A2h Lower Memory, Register 68h–69h: RSSI VALUE

POWER-ON VALUE	0000h
READ ACCESS	All
WRITE ACCESS	N/A
MEMORY TYPE	Volatile

62h, 64h, 66h, 68h	215	2 <sup>14</sup>	213	212	211	210	29	28
63h, 65h, 67h, 69h	27	26	25	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20
	BIT 7							BIT 0

Left-justified unsigned voltage measurement.

#### A2h Lower Memory, Register 6Ah–6Dh: RESERVED

POWER-ON VALUE	00h
READ ACCESS	N/A
WRITE ACCESS	N/A
MEMORY TYPE	

These registers are reserved.

49

### **DS1886**

N/A

RDYB

BIT 0

# SFP and PON ONU Controller with Digital LDD Interface

N/A

**TXFOUTS** 

N/A

RXL

### A2h Lower Memory, Register 6Eh: STATUS

POWER-ON VALUE	X0XX 0XXXb
READ ACCESS	All
WRITE ACCESS	See below description
MEMORY TYPE	Volatile

N/A

TXFIS

All

RSELS

All

RESERVED

All

TXDC

Write Access

6Eh

TXDS BIT 7

N/A

BIT 7	<ul> <li>TXDS: TXD status bit. Reflects the logic state of the TXD pin (read-only).</li> <li>0 = TXD pin is logic-low.</li> <li>1 = TXD pin is logic-high.</li> </ul>
BIT 6	<ul> <li>TXDC: TXD software control bit. This bit allows for software control that is identical to the TXD pin.</li> <li>See the section on TXD for further information. Its value is wired-ORed with the logic value of the TXD pin (writable by all users).</li> <li>0 = (Default)</li> <li>1 = Forces the device into a TXD state regardless of the value of the TXD pin.</li> </ul>
BIT 5	<ul> <li><b>TXFIS:</b> Reflects the status of the TXF pin. The status will also include any inversion caused by the INVTXFI bit (read-only).</li> <li>0 = TXF pin is low (after any inversion caused by the INVTXFI bit).</li> <li>1 = TXF pin is high (after any inversion caused by the INVTXFI bit).</li> </ul>
BIT 4	<ul> <li><b>RSELS:</b> RSEL status bit. Reflects the logic state of the RSEL pin (read-only).</li> <li>0 = RSEL pin is logic-low.</li> <li>1 = RSEL pin is logic-high.</li> </ul>
BIT 3	RESERVED
BIT 2	<ul> <li><b>TXFOUTS:</b> TXFOUT status. Indicates the state the open drain output is attempting to achieve.</li> <li>0 = TXFOUT is pulling low.</li> <li>1 = TXFOUT is high impedance.</li> </ul>
BIT 1	<ul> <li><b>RXL:</b> Reflects the driven state of the LOS pin (read-only).</li> <li>0 = LOS pin is driven low.</li> <li>1 = LOS pin is pulled high.</li> </ul>
BIT 0	<b>RDYB:</b> Ready bar. $0 = V_{CC}$ is above POA. $1 = V_{CC}$ is below POA and/or too low to communicate over the I <sup>2</sup> C bus.

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Lower Memory, Register 6Fh: UPDATE

POWER-ON VALUE	00h
READ ACCESS	All
WRITE ACCESS	All and DS1886 Hardware
MEMORY TYPE	Volatile

6Fh	TEMP RDY	VCC RDY	TXB RDY	TXP RDY	RSSI RDY	RSSIR	POW_LEV1	POW_LEV0
	BIT 7							BIT 0

BITS 7:3	Update of completed conversions. At power-on, these bits are cleared and are set as each conversion is completed. These bits can be cleared so that a completion of a new conversion is verified.
BIT 2	<ul> <li><b>RSSIR:</b> RSSI range. Reports the range used for conversion update of RSSI.</li> <li>0 = Fine range is the reported value.</li> <li>1 = Coarse range is the reported value.</li> </ul>
BITS 1:0	<b>POW_LEV[1:0]:</b> Power level. These bits are active only when the DS1863_MODE bit in A2h Table 02h, Register 8Dh (CNFGD) is 0. These bits change the MAX3710 bits KRMD[2:1] to adjust the MD input impedance. See the <i>Power Leveling</i> section for more details.

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Lower Memory, Register 70h: ALARM3

POWER-ON VALUE	10h
READ ACCESS	All
WRITE ACCESS	N/A
MEMORY TYPE	Volatile

 70h
 TEMP HI
 TEMP LO
 VCC HI
 VCC LO
 TXB HI
 TXB LO
 TXP HI
 TXP LO

 BIT 7
 BIT 0

BIT 7	<ul> <li><b>TEMP HI:</b> High alarm status for temperature measurement.</li> <li>0 = (Default) Last measurement was equal to or below threshold setting.</li> <li>1 = Last measurement was above threshold setting.</li> </ul>
BIT 6	<ul> <li><b>TEMP LO:</b> Low Alarm status for temperature measurement.</li> <li>0 = (Default) Last measurement was equal to or above threshold setting.</li> <li>1 = Last measurement was below threshold setting.</li> </ul>
BIT 5	<ul> <li>VCC HI: High alarm status for V<sub>CC</sub> measurement.</li> <li>0 = (Default) Last measurement was equal to or below threshold setting</li> <li>1 = Last measurement was above threshold setting.</li> </ul>
BIT 4	<ul> <li>VCC LO: Low alarm status for V<sub>CC</sub> measurement. This bit is set when the V<sub>CC</sub> supply is below the POA trip point value. It clears itself when a V<sub>CC</sub> measurement is completed and the value is above the low threshold.</li> <li>0 = Last measurement was equal to or above threshold setting.</li> <li>1 = (Default) Last measurement was below threshold setting.</li> </ul>
BIT 3	<ul> <li><b>TXB HI:</b> High alarm status for TXB measurement.</li> <li>0 = (Default) Last measurement was equal to or below threshold setting.</li> <li>1 = Last measurement was above threshold setting.</li> </ul>
BIT 2	<b>TXB LO:</b> Low alarm status for TXB measurement.0 = (Default) Last measurement was equal to or above threshold setting.1 = Last measurement was below threshold setting.
BIT 1	<ul> <li><b>TXP HI:</b> High alarm status for TXP measurement.</li> <li>0 = (Default) Last measurement was equal to or below threshold setting.</li> <li>1 = Last measurement was above threshold setting.</li> </ul>
BIT 0	<ul> <li><b>TXP LO:</b> Low alarm status for TXP measurement.</li> <li>0 = (Default) Last measurement was equal to or above threshold setting.</li> <li>1 = Last measurement was below threshold setting.</li> </ul>

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Lower Memory, Register 71h: ALARM2

POWER-ON VALUE	00h
READ ACCESS	All
WRITE ACCESS	N/A
MEMORY TYPE	Volatile

71h	RSSI HI	RSSI LO	RESERVED	RESERVED	RESERVED	IN1S	RESERVED	TXFINT
-	BIT 7							BIT 0

BIT 7	<ul> <li><b>RSSI HI:</b> High alarm status for RSSI measurement. A TXD event does not clear this alarm.</li> <li>0 = (Default) Last measurement was equal to or below threshold setting.</li> <li>1 = Last measurement was above threshold setting.</li> </ul>
BIT 6	<ul> <li>RSSI LO: Low alarm status for RSSI measurement. A TXD event does not clear this alarm.</li> <li>0 = (Default) Last measurement was equal to or above threshold setting.</li> <li>1 = Last measurement was below threshold setting.</li> </ul>
BITS 5:3	RESERVED
BIT 2	<ul> <li>IN1S: IN1 status bit. Reflects the logic state of the IN1 pin (read-only).</li> <li>0 = IN1 pin is logic-low.</li> <li>1 = IN1 pin is logic-high.</li> </ul>
BIT 1	RESERVED
BIT 0	<b>TXFINT:</b> TXFOUT interrupt. This bit is the wired-ORed logic of all alarms and warnings wired-ANDed with their corresponding enable bits. The enable bits are found in A2h Table 01h/05h, Registers F8–FFh.

### A2h Lower Memory, Register 72h-73h: RESERVED

POWER-ON VALUE	00h
READ ACCESS	All
WRITE ACCESS	N/A
MEMORY TYPE	

These registers are reserved.

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Lower Memory, Register 74h: WARN<sub>3</sub>

POWER-ON VALUE	10h
READ ACCESS	All
WRITE ACCESS	N/A
MEMORY TYPE	Volatile

 TEMP HI
 TEMP LO
 VCC HI
 VCC LO
 TXB HI
 TXB LO
 TXP HI
 TXP LO

 BIT 7
 BIT 0

BIT 7	<ul> <li><b>TEMP HI:</b> High warning status for temperature measurement.</li> <li>0 = (Default) Last measurement was equal to or below threshold setting.</li> <li>1 = Last measurement was above threshold setting.</li> </ul>
BIT 6	<ul> <li><b>TEMP LO:</b> Low warning status for temperature measurement.</li> <li>0 = (Default) Last measurement was equal to or above threshold setting.</li> <li>1 = Last measurement was below threshold setting.</li> </ul>
BIT 5	<ul> <li>VCC HI: High warning status for V<sub>CC</sub> measurement.</li> <li>0 = (Default) Last measurement was equal to or below threshold setting.</li> <li>1 = Last measurement was above threshold setting.</li> </ul>
BIT 4	<ul> <li>VCC LO: Low warning status for V<sub>CC</sub> measurement. This bit is set when the V<sub>CC</sub> supply is below the POA trip point value. It clears itself when a V<sub>CC</sub> measurement is completed and the value is above the low threshold.</li> <li>0 = Last measurement was equal to or above threshold setting.</li> <li>1 = (Default) Last measurement was below threshold setting.</li> </ul>
BIT 3	<ul> <li><b>TXB HI:</b> High warning status for TXB measurement.</li> <li>0 = (Default) Last measurement was equal to or below threshold setting.</li> <li>1 = Last measurement was above threshold setting.</li> </ul>
BIT 2	<ul> <li><b>TXB LO:</b> Low warning status for TXB measurement.</li> <li>0 = (Default) Last measurement was equal to or above threshold setting.</li> <li>1 = Last measurement was below threshold setting.</li> </ul>
BIT 1	<ul> <li><b>TXP HI:</b> High warning status for TXP measurement.</li> <li>0 = (Default) Last measurement was equal to or below threshold setting.</li> <li>1 = Last measurement was above threshold setting.</li> </ul>
BIT 0	<ul> <li><b>TXP LO:</b> Low warning status for TXP measurement.</li> <li>0 = (Default) Last measurement was equal to or above threshold setting.</li> <li>1 = Last measurement was below threshold setting.</li> </ul>

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Lower Memory, Register 75h: WARN<sub>2</sub>

POWER-ON VALUE	00h
READ ACCESS	All
WRITE ACCESS	N/A
MEMORY TYPE	Volatile

75h	RSSI HI	RSSI LO	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
	BIT 7							BIT 0

BIT 7	<ul> <li><b>RSSI HI:</b> High warning status for RSSI measurement.</li> <li>0 = (Default) Last measurement was equal to or below threshold setting.</li> <li>1 = Last measurement was above threshold setting.</li> </ul>
BIT 6	<ul> <li>RSSI LO: Low warning status for RSSI measurement.</li> <li>0 = (Default) Last measurement was equal to or above threshold setting.</li> <li>1 = Last measurement was below threshold setting.</li> </ul>
BITS 5:0	RESERVED

### A2h Lower Memory, Register 76h-7Ah: RESERVED

POWER-ON VALUE	00h
READ ACCESS	N/A
WRITE ACCESS	N/A
MEMORY TYPE	

These registers are reserved.

# DS1886 SFP and PON ONU Controller with Digital LDD Interface

#### A2h Lower Memory, Register 7Bh–7Eh: PASSWORD ENTRY (PWE)

POWER-ON VALUE	FFFF FFFFh
READ ACCESS	N/A
WRITE ACCESS	ALL
MEMORY TYPE	Volatile

7Bh	231	230	229	228	227	226	225	224
7Ch	2 <sup>23</sup>	2 <sup>22</sup>	2 <sup>21</sup>	2 <sup>20</sup>	2 <sup>19</sup>	2 <sup>18</sup>	2 <sup>17</sup>	2 <sup>16</sup>
7Dh	2 <sup>15</sup>	214	213	212	211	210	2 <sup>9</sup>	2 <sup>8</sup>
7Eh	2 <sup>7</sup>	26	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	20
	BIT 7							BIT 0

There are two passwords for the DS1886. Each password is 4 bytes long. The lower level password (PW1) will have all the access of a normal user plus those made available with PW1. The higher level password (PW2) will have all of the access of PW1 plus those made available with PW2. The values of the passwords reside in EEPROM inside of PW2 memory. At power up, all PWE bits are set to 1. All reads at this location are 0.

#### A2h Lower Memory, Register 7Fh: TBL SEL

BIT 7

	POWER-ON V	ALUE	TBLSELPON (A2h Table 02h, Register C7h).						
	READ ACCES	S	All						
	WRITE ACCES	SS	All						
	MEMORY TYPE		Volatile						
	_								
7Fh	27	26	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20	

The upper memory tables of the DS1886 are accessible by writing the desired table value in this register. The power-on value of this register is defined by the value written to TBLSELPON (A2h Table 02, Register C7h).

BIT 0

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Table 01h Register Descriptions

A2h Table 05h can be configured to contain the alarm and warning enable bytes from A2h Table 01h, Registers F8h– FFh with the MASK bit enabled (<u>A2h Table 02h, Register 89h</u>). In this case the corresponding bytes in A2h Table 01h are empty.

#### A2h Table 01h, Register 80h–BFh: EEPROM

POWER-ON VALUE	00h
READ ACCESS	PW2 or (PW1 and RWTBL1A) or (PW1 and RTBL1A)
WRITE ACCESS	PW2 or (PW1 and RWTBL1A)
MEMORY TYPE	Nonvolatile (EE)

80h–BFh	EE	EE	EE	EE	EE	EE	EE	EE
	BIT 7							BIT 0

EEPROM for PW1 and/or PW2 level access.

### A2h Table 01h, Register C0h-F7h: EEPROM

	POWER-ON	VALUE	00h					
	READ ACCES	SS	PW2 or (PW1 and RWTBL1B) or (PW1 and RTBL1B)					
	WRITE ACCE	SS	PW2 or (PW1	PW2 or (PW1 and RWTBL1B)				
	MEMORY TY	PE	Nonvolatile (EE)					
C0h–F7h	EE	EE	EE	EE	EE	EE	EE	EE
	BIT 7							BIT 0

EEPROM for PW1 and/or PW2 level access.

# SFP and PON ONU Controller with Digital LDD Interface

#### A2h Table 01h, Register F8h: ALARM EN3

POWER-ON VALUE	00h
READ ACCESS	PW2 or (PW1 and RWTBL1C) or (PW1 and RTBL1C)
WRITE ACCESS	PW2 or (PW1 and RWTBL1C)
MEMORY TYPE	Nonvolatile (SEE)

F8h	TEMP HI	TEMP LO	VCC HI	VCC LO	TXB HI	TXB LO	TXP HI	TXP LO
	BIT 7							BIT 0

Layout is identical to ALARM<sub>3</sub> in Lower Memory, Register 70h. Enables alarms to create TXFINT (Lower Memory, Register 71h) logic. The MASK bit (A2h Table 02h, Register 89h) determines whether this memory exists in A2h Table 01h or 05h. When in A2h Table 05h, this location at A2h Table 01h becomes EE.

BIT 7	<b>TEMP HI:</b> 0 = Disables interrupt from TEMP HI alarm. 1 = Enables interrupt from TEMP HI alarm.
BIT 6	<b>TEMP LO:</b> 0 = Disables interrupt from TEMP LO alarm. 1 = Enables interrupt from TEMP LO alarm.
BIT 5	VCC HI: 0 = Disables interrupt from VCC HI alarm. 1 = Enables interrupt from VCC HI alarm.
BIT 4	VCC LO: 0 = Disables interrupt from VCC LO alarm. 1 = Enables interrupt from VCC LO alarm.
BIT 3	<b>TXB HI:</b> 0 = Disables interrupt from TXB HI alarm. 1 = Enables interrupt from TXB HI alarm.
	TXB LQ:
BIT 2	0 = Disables interrupt from TXB LO alarm. 1 = Enables interrupt from TXB LO alarm.
BIT 2 BIT 1	0 = Disables interrupt from TXB LO alarm.

# SFP and PON ONU Controller with Digital LDD Interface

#### A2h Table 01h, Register F9h: ALARM EN2

POWER-ON VALUE	00h
READ ACCESS	PW2 or (PW1 and RWTBL1C) or (PW1 and RTBL1C)
WRITE ACCESS	PW2 or (PW1 and RWTBL1C)
MEMORY TYPE	Nonvolatile (SEE)

F9h	RSSI HI	RSSI LO	RESERVED	RESERVED	RESERVED	IN1EN	RESERVED	RESERVED
	BIT 7							BIT 0

Layout is identical to ALARM<sub>2</sub> in Lower Memory, Register 71h. Enables alarms to create TXFINT (Lower Memory, Register 71h) logic. The MASK bit (A2h Table 02h, Register 89h) determines whether this memory exists in A2h Table 01h or 05h. When in A2h Table 05h, this location at A2h Table 01h becomes EE.

BIT 7	<b>RSSI HI:</b> 0 = Disables interrupt from RSSI HI alarm. 1 = Enables interrupt from RSSI HI alarm.
BIT 6	<b>RSSI LO:</b> 0 = Disables interrupt from RSSI LO alarm. 1 = Enables interrupt from RSSI LO alarm.
BITS 5:3	RESERVED
BIT 2	IN1EN 0 = Disable interrupt due to IN1 input pin. 1 = Enable interrupt due to IN1 input pin.
BIT 0	RESERVED

#### A2h Table 01h, Register FAh-FBh: RESERVED

POWER-ON VALUE	00h
READ ACCESS	N/A
WRITE ACCESS	N/A
MEMORY TYPE	Nonvolatile (SEE)

These registers are reserved. When in A2h Table 05h, this location at A2h Table 01h becomes EE.

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Table 01h, Register FCh: WARN EN3

POWER-ON VALUE	00h
READ ACCESS	PW2 or (PW1 and RWTBL1C) or (PW1 and RTBL1C)
WRITE ACCESS	PW2 or (PW1 and RWTBL1C)
MEMORY TYPE	Nonvolatile (SEE)

FCh	TEMP HI	TEMP LO	VCC HI	VCC LO	TXB HI	TXB LO	TXP HI	TXP LO
-	BIT 7							BIT 0

Layout is identical to WARN<sub>3</sub> in Lower Memory, Register 74h. Enables warnings to create TXFINT (Lower Memory, Register 71h) logic. The MASK bit (A2h Table 02h, Register 89h) determines whether this memory exists in A2h Table 01h or 05h. When in A2h Table 05h, this location at A2h Table 01h becomes EE.

BIT 7	<b>TEMP HI:</b> 0 = Disables interrupt from TEMP HI warning. 1 = Enables interrupt from TEMP HI warning.
BIT 6	<b>TEMP LO:</b> 0 = Disables interrupt from TEMP LO warning. 1 = Enables interrupt from TEMP LO warning.
BIT 5	VCC HI: 0 = Disables interrupt from VCC HI warning. 1 = Enables interrupt from VCC HI warning.
BIT 4	VCC LO: 0 = Disables interrupt from VCC LO warning. 1 = Enables interrupt from VCC LO warning.
BIT 3	<b>TXB HI:</b> 0 = Disables interrupt from TXB HI warning. 1 = Enables interrupt from TXB HI warning.
BIT 2	<b>TXB LO:</b> 0 = Disables interrupt from TXB LO warning.1 = Enables interrupt from TXB LO warning.
BIT 1	<b>TXP HI:</b> 0 = Disables interrupt from TXP HI warning. 1 = Enables interrupt from TXP HI warning.
BIT 0	<b>TXP LO:</b> 0 = Disables interrupt from TXP LO warning.1 = Enables interrupt from TXP LO warning.

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Table 01h, Register FDh: WARN EN<sub>2</sub>

r (PW1 and RWTBL1C) or (PW1 and RTBL1C)
r (PW1 and RWTBL1C)
latile (SEE)

FDh	RSSI HI	RSSI LO	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
-	BIT 7							BIT 0

Layout is identical to WARN<sub>2</sub> in Lower Memory, Register 75h. Enables warnings to create TXFINT (Lower Memory, Register 71h) logic. The MASK bit (A2h Table 02h, Register 89h) determines whether this memory exists in A2h Table 01h or 05h. When in A2h Table 05h, this location at A2h Table 01h becomes EE.

BIT 7	<b>RSSI HI:</b> 0 = Disables interrupt from RSSI HI warning. 1 = Enables interrupt from RSSI HI warning.
BIT 6	RSSI LO: 0 = Disables interrupt from RSSI LO warning. 1 = Enables interrupt from RSSI LO warning.
BITS 5:0	RESERVED

#### A2h Table 01h, Register FEh-FFh: RESERVED OR EE

POWER-ON VALUE	00h
READ ACCESS	N/A
WRITE ACCESS	N/A
MEMORY TYPE	Nonvolatile (SEE)

These registers are reserved.

DAC LUT

# **SFP and PON ONU Controller** with Digital LDD Interface

MOD LUT

A2h Table 02h Register Descriptions

APC LUT

### A2h Table 02h, Register 80h: MODE

INCROW

POWER-ON VALUE	7Fh
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Volatile

**TXCTRL5 LUT** 

**BIAS LUT** 

80h

۱	SEEB		LUT EN	EN	EN	AEN	EN	EN	EN
L	BIT 7	1				l			BIT 0
	BIT 7	<ul> <li>SEEB:</li> <li>0 = (Default) Enables EEPROM writes to SEE bytes.</li> <li>1 = Disables EEPROM writes to SEE bytes during configuration, so that the configuration of the part is not delayed by the EE cycle time. Once the values are known, write this bit to a 0 and write the SEE locations again for data to be written to the EEPROM.</li> </ul>							
	BIT 6	0 = inter mod	rface. This allow de, only BIASING	er is controlled by rs users to interac C[3:0] is updated. es auto control fo	tively test their r In DPC loop m	nodules by writi ode, both BIASI	ng the INCROW	register value.	In APC loop
	BIT 5	0 =		: register is writab es auto control of			alls are disabled	d.	
	BIT 4	<b>BIAS LUT EN:</b> 0 = SET_IBIAS and IBIASMAX registers are controlled by the user. The SET_IBIAS and IBIASMAX value is written with the use of the 3-wire interface. This allows the user to interactively test their modules by directly controlling the SET_IBIAS and IBIASMAX. 1 = (Default) Enables LUT control of the SET_IBIAS and IBIASMAX.							
	BIT 3	AEN: 0 = The temperature-calculated index value TINDEX is writable by the user and the updates of calculated indexes are disabled. This allows users to interactively test their modules by controlling the indexing for the look up tables. The recalled values from the LUTs appear in the DAC registers after the next completion of a temperature conversion. 1 = (Default) The internal temperature sensor determines the value of TINDEX							
	BIT 2	<b>MOD LUT EN:</b> 0 = MODULATION VALUE and IMODMAX registers are controlled by the user. The MODULATION VALUE and IMODMAX values are written with the use of the 3-wire interface. This allows users to interactively test their modules by directly controlling the MODULATION VALUE and IMODMAX. 1 = (Default) Enables LUT control of MODULATION VALUE and IMODMAX.							
	BIT 1	APC LUT EN: 0 = APC VALUE register is controlled by the user. The APC VALUE value is written with the use of the 3-wire interface. This allows users to interactively test their modules by directly controlling the APC VALUE register. 1 = (Default) Enables LUT control of APC VALUE.							
	BIT 0	<ul> <li>DAC LUT EN: See the <i>Delta-Sigma Output and Reference</i> section for details.</li> <li>0 = DAC VALUE is writable by the user and the DAC formula calculation disabled. This allows users to interactively test their modules by writing the values for DAC. The output is updated with the new value at the end of the write cycle. The I<sup>2</sup>C STOP condition is the end of the write cycle.</li> <li>1 = (Default) Enables auto control of the LUT for DAC VALUE.</li> </ul>							

# SFP and PON ONU Controller with Digital LDD Interface

#### A2h Table 02h, Register 81h: Temperature Index (TINDEX)

	FACTORY DEFAULT			00h				
READ ACCESS			PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)					
WRITE ACCESS			(PW2 and AEN = 0) or (PW1 and RWTBL246 and AEN = 0)					
MEMORY TYPE			Volatile					
81h	27	26	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20
	BIT 7							BIT 0

Holds the calculated index based on the temperature measurement. This index is used for the address during lookup of Tables 04h, 06h, and 08h. Temperature measurements below -40°C or above +102°C are clamped to 80h and C7h, respectively. The calculation of TINDEX is as follows:

$$TINDEX = \frac{Temp_Value + 40^{\circ}C}{2^{\circ}C} + 80h$$

For the temperature-indexed LUTs, the index used during the lookup function for each table is as follows:

A2h Table 04h (MOD)	1	TINDEX <sub>6</sub>	TINDEX5	TINDEX <sub>4</sub>	TINDEX3	TINDEX <sub>2</sub>	TINDEX <sub>1</sub>	TINDEX <sub>0</sub>
A2h Table 06h (APC)	1	0	TINDEX <sub>6</sub>	TINDEX5	TINDEX <sub>4</sub>	TINDEX3	TINDEX <sub>2</sub>	TINDEX <sub>1</sub>

#### A2h Table 02h, Register 82h–83h: MODULATION VALUE

FACTORY DEF.	AULT 0000H	1
READ ACCESS	PW2	or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	G (PW2	and MOD LUT EN = 0) or (PW1 and RWTBL246 and MOD LUT EN = 0)
MEMORY TYPE	Volati	le

82h	0	0	0	0	0	0	0	2 <sup>8</sup>
83h	27	26	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20
	BIT 7							BIT 0

The digital value used for MOD and recalled from A2h Table 04h at the adjusted memory address found in TINDEX. This register is updated at the end of the temperature conversion.

#### A2h Table 02h, Register 84h: RESERVED

FACTORY DEFAULT	00h
READ ACCESS	N/A
WRITE ACCESS	N/A
MEMORY TYPE	Nonvolatile (SEE)

This register is reserved.

# SFP and PON ONU Controller with Digital LDD Interface

#### A2h Table 02h, Register 85h: APC VALUE

	FACTORY DEFAULT		0000h							
	READ ACCESS		PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)							
	WRITE ACCESS		(PW2 and APC LUT EN = 0) or (PW1 and RWTBL246 and APC LUT EN = 0)							
	MEMORY TYPE		Volatile							
85h	27	26	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20		
	BIT 7							BIT 0		

The digital value used for APC and recalled from A2h Table 06h in the APC and dual-closed-loop mode at the adjusted memory address found in TINDEX. This register is updated at the end of the temperature conversion.

#### A2h Table 02h, Register 86h-87h: SET\_IBIAS VALUE

FACTORY DEFAULT	0000h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	(PW2 and APC LUT EN = 0) or (PW1 and RWTBL246 and APC LUT EN = 0)
MEMORY TYPE	Volatile

86h	0	0	0	0	0	0	2 <sup>9</sup>	2 <sup>8</sup>
87h	27	26	25	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20
	BIT 7							BIT 0

The digital value used for BIAS and recalled from A2h Table 06h in the open-loop mode at the adjusted memory address found in TINDEX. This register is updated at the end of the temperature conversion.

#### A2h Table 02h, Register 88h: DACFS

 - 0		- 7	- 0	- 5	- 4	- 2	- 0		
MEMORY TY	PE	Nonvolatile (SEE)							
WRITE ACCE	SS	PW2 or (PW1 and RWTBL246)							
READ ACCES	SS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)							
FACTORY DE	EFAULT	FFh							

88h	2 <sup>9</sup>	2 <sup>8</sup>	27	2 <sup>6</sup>	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>
	BIT 7							BIT 0

DACFS sets the slope of the DAC's temperature compensation. In conjunction with DAC OFFSET and TINDEX, this allows the DAC to create an output that is linearly dependent on temperature. For further details see the <u>Delta-Sigma Output and Reference</u> section.

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Table 02h, Register 89h: CNFGA

FACTORY DEFAULT	82h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

89h	LOSC	RESERVED	INV LOS	RESERVED	MASK	RESERVED	BURST_MODE	INVTXFI
	BIT 7							BIT 0

BIT 7	<ul> <li>LOSC: Enables LOSOUT due to input pin LOS.</li> <li>0 = LOSOUT is affected by the LOS input.</li> <li>1 = LOSOUT is not affected by changed in the LOS input.</li> </ul>
BIT 6	RESERVED
BIT 5	<ul> <li>INV LOS: Inverts the buffered input pin LOS to output pin LOSOUT.</li> <li>0 = Noninverted LOS to LOSOUT pin.</li> <li>1 = Inverted LOS to LOSOUT pin.</li> </ul>
BIT 4	RESERVED
BIT 3	MASK: 0 = Alarm enable row exists at A2h Table 01h, Registers F8h–FFh. A2h Table 05h, Registers F8h– FFh are empty. 1 = Alarm enable row exists at A2h Table 05h, Registers F8h–FFh. A2h Table 01h, Registers F8h– FFh are empty.
BIT 2	RESERVED
BIT 1	<b>BURST_MODE:</b> 0 = TXP is derived from the TXMON input. 1 = TXP is calculated from MD0 and MD1, which are read from the MAX3710 through the 3-wire interface.
BIT 0	<ul> <li>INVTXFI: Allow for inversion of signal driven by TXF input pin.</li> <li>0 = (Default) TXF signal is not inverted.</li> <li>1 = TXF signal is inverted.</li> </ul>

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Table 02h, Register 8Ah: CNFGB

FACTORY DEFAULT	40h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

8Ah	RESERVED	BIASMOD_RSTEN	RESERVED	RESERVED	RESERVED	ALATCH	RESERVED	WLATCH
	BIT 7							BIT 0

BIT 7	RESERVED
BIT 6	<b>BIASMOD_RSTEN:</b> 0 = BIASREG and MODREG when set to 0 do not cause a restart. 1 = (Default) When BIASREG = 0 or MODREG = 0 in the MAX3710, the TXCTRL6 restart and soft_ restart bits are set to 1.
BITS 5:3	RESERVED
BIT 2	<b>ALATCH:</b> ADC alarm's comparison LATCH. A2h Table 01h, Registers 70h–71h. 0 = ADC alarm and flags reflect the status of the last comparison. 1 = ADC alarm flags remain set.
BIT 1	RESERVED
BIT 0	<ul> <li>WLATCH: ADC warning's comparison LATCH. A2h Table 01h, Registers 74h–75h.</li> <li>0 = ADC warning flags reflect the status of the last comparison.</li> <li>1 = ADC warning flags remain set.</li> </ul>

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Table 02h, Register 8Bh: CNFGC

FACTORY DEFAULT	10h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

8Bh	XOVEREN	RESERVED	TXDM3	BIASMODOVFL_FLT	TXDFLT	TXDIO	RSSI_FC	RSSI_FF
	BIT 7							BIT 0

BIT 7	<ul> <li>XOVEREN: Enables RSSI conversion to use the XOVER (A2h Table 02h, Register 90h–91h) value during RSSI conversions.</li> <li>0 = Uses hysteresis for linear RSSI measurements.</li> <li>1 = XOVER value is enabled for nonlinear RSSI measurements.</li> </ul>
BIT 6	RESERVED
BIT 5	<ul> <li><b>TXDM3:</b> Enables TXD to reset alarms and warnings associated to RSSI during a TXD event.</li> <li>0 = TXD event has no affect on the RSSI alarms and warnings.</li> <li>1 = RSSI alarms and warnings are reset during a TXD event.</li> </ul>
BIT 4	BIASMODOVFL_FLT: 0 = IBIASOVFL and IMODOVFL bits in the DPCSTAT register in the MAX3710 have no affect on TXFOUT. 1 = IBIASOVFL or IMODOVFL bits when set to 1 in the DPCSTAT register in the MAX3710 cause the TXFOUT pin to be set to 1.
BIT 3	<b>TXDFLT:</b> See Figure 10.0 = TXF pin has no affect on TXDOUT.1 = TXF pin is enabled and ORed with other possible signals to create TXDOUT.
BIT 2	<b>TXDIO:</b> See Figure 10.0 = (Default) TXD input signal is enabled and ORed with other possible signals to create TXDOUT.1 = TXD input signal has no affect on TXDOUT.
BITS 1:0	<ul> <li>RSSI_FC and RSSI_FF: RSSI force coarse and RSSI force fine. Control bits for RSSI mode of operation on the RSSI conversion.</li> <li>00b = (Default) Normal RSSI mode of operation.</li> <li>01b = The fine settings of scale and offset are used for RSSI conversions.</li> <li>10b = The coarse settings of scale and offset are used for RSSI conversions.</li> <li>11b = Normal RSSI mode of operation.</li> </ul>

### A2h Table 02h, Register 8Ch: RESERVED

POWER-ON VALUE	00h
READ ACCESS	N/A
WRITE ACCESS	N/A
MEMORY TYPE	

This register is reserved.

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Table 02h, Register 8Dh: CNFGD

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

8Dh	INV_DAC	RESERVED	RESERVED	RESERVED	DS1863_MODE	POW_LEV_DS1863	
	BIT 7						BIT 0

BIT 7	INV_DAC: 0 = DAC output is inverted. 1 = DAC output is not inverted.							
BITS 6:4	RESERVED							
BIT 3	<ul> <li>DS1863_MODE:</li> <li>0 = Normal operation. Power leveling defined in A2h Lower Memory, Register 6Fh.</li> <li>1 = DS1863 mode. This mode is usually used for systems upgrading from the DS1863. In this mode, KRMD[2:0] in the MAX3710 is directly written to by the POW_LEV_DS1863 bits.</li> </ul>							
	POW_LEV_DS1863[2:0]	POWER LEVEL (dB)						
	000	0						
	001	0						
	010	0						
BITS 2:0	011	-3						
	100	-3						
	101	-3						
	110	-6						
	111	-6						

#### A2h Table 02h, Register 8Eh: RIGHT-SHIFT<sub>1</sub> (RSHIFT<sub>1</sub>)

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

8Eh	RESERVED	TXB <sub>2</sub>	TXB <sub>1</sub>	TXB <sub>0</sub>	RESERVED	TXP <sub>2</sub>	TXP <sub>1</sub>	TXP0
	BIT 7							BIT 0

Allows for right-shifting the final answer of TXB and TXP voltage measurements. This allows for scaling the measurements to the smallest full-scale voltage and then right-shifting the final result so the reading is weighted to the correct LSB.

# SFP and PON ONU Controller with Digital LDD Interface

#### A2h Table 02h, Register 8Fh: RIGHT-SHIFT<sub>0</sub> (RSHIFT<sub>0</sub>)

	FACTORY DEFAULT		30h						
	READ ACCESS		PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)						
	WRITE ACCESS		PW2 or (PW1 and RWTBL246)						
	MEMORY TYPE	Nonvolatile (SEE)							
8Fh	RESERVED	RSSIF <sub>2</sub>	RSSIF <sub>1</sub>	RSSIF <sub>0</sub>	RESERVED	RSSIC <sub>2</sub>	RSSIC <sub>1</sub>	RSSIC <sub>0</sub>	
	BIT 7							BIT 0	

Allows for right-shifting the final answer of RSSI fine and coarse voltage measurements. This allows for scaling the measurements to the smallest full-scale voltage and then right-shifting the final result so the reading is weighted to the correct LSB.

#### A2h Table 02h, Register 90h–91h: XOVER COARSE

FACTORY DEFAULT	0000h
READ ACCESS	PW2 or (PW1 and RWTBL2) or (PW1 and RTBL2)
WRITE ACCESS	PW2 or (PW1 and RWTBL2)
MEMORY TYPE	Nonvolatile (SEE)

90h	215	214	213	212	211	210	2 <sup>9</sup>	2 <sup>8</sup>
91h	27	2 <sup>6</sup>	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	0
	BIT 7							BIT 0

Defines the crossover value for RSSI measurements of nonlinear inputs when XOVEREN is set to a 1 (A2h Table 02h, Register 8Bh). RSSI coarse conversion results (before right-shifting) less than this register are clamped to the value of this register.

### SFP and PON ONU Controller with Digital LDD Interface

A2h Table 02h, Register 92h–93h: V<sub>CC</sub> SCALE A2h Table 02h, Register 94h–95h: TXB SCALE A2h Table 02h, Register 96h–97h: TXP SCALE A2h Table 02h, Register 98h–99h: RSSI FINE SCALE A2h Table 02h, Register 9Ah–9Bh: RESERVED A2h Table 02h, Register 9Ch–9Dh: RSSI COARSE SCALE

	FACTORY CALIBRATED READ ACCESS WRITE ACCESS MEMORY TYPE			PW2 or (PW1 and RWTBL246) or (PW1 and RBL246) PW2 or (PW1 and RWTBL246) Nonvolatile (SEE)						
92h, 94h, 96h, 98h, 9Ch	215	214	213	212	211	210	2 <sup>9</sup>	28		
93h, 95h, 97h, 99h, 9Dh	27	26	25	24	23	22	21	20		
	BIT 7							BIT 0		

Controls the scaling or gain of the full-scale voltage measurements. The factory-calibrated value produces a full-scale voltage of 6.5536V for V<sub>CC</sub>; 2.5V for TXB, TXP, and MON4; and 0.3125V for RSSI fine.

#### A2h Table 02h, Register 9Eh–9Fh: RESERVED

FACTORY DEFAULT	00h
READ ACCESS	N/A
WRITE ACCESS	N/A
MEMORY TYPE	Nonvolatile (SEE)

These registers are reserved.

## SFP and PON ONU Controller with Digital LDD Interface

#### A2h Table 02h, Register A0h–A1h: XOVER FINE

	FACTORY DE	FAULT	FFFFh						
	READ ACCESS		PW2 or (PW1 and RWTBL2) or (PW1 and RTBL2)						
	WRITE ACCESS		PW2 or (PW1 and RWTBL2)						
	MEMORY TYPE		Nonvolatile (S	Nonvolatile (SEE)					
A0h	215	214	213	212	211	210	2 <sup>9</sup>	28	
A1h	27	26	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	0	
	BIT 7							BIT 0	

Defines the crossover value for RSSI measurements of nonlinear inputs when XOVEREN is set to 1 (A2h Table 02h, Register 8Bh). RSSI fine conversion results (before right-shifting) greater than this register require a RSSI coarse conversion.

### A2h Table 02h, Register A2h–A3h: V<sub>CC</sub> OFFSET A2h Table 02h, Register A4h–A5h: TXB OFFSET A2h Table 02h, Register A6h–A7h: TXP OFFSET A2h Table 02h, Register A8h–A9h: RSSI FINE OFFSET A2h Table 02h, Register AAh–ABh: RESERVED A2h Table 02h, Register ACh–ADh: RSSI COARSE OFFSET

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

A2h, A4h, A6h, A8h, ACh	S	215	214	213	212	211	210	29
A3h, A5h, A7h, A9h, ADh	28	27	26	25	24	23	2 <sup>2</sup>	21
	BIT 7							BIT 0

Allows for offset control of these voltage measurements if desired. This number is two's complement.

# SFP and PON ONU Controller with Digital LDD Interface

#### A2h Table 02h, Register AEh–AFh: INTERNAL TEMP OFFSET



Allows for offset control of temp measurement if desired. The final result must be XORed with BB40h before writing to this register. Factory calibration contains the desired value for a reading in degrees Celsius.

#### A2h Table 02h, Register B0h-B3h: PW1

FACTORY DEFAULT	FFFF FFFFh
READ ACCESS	N/A
WRITE ACCESS	PW2 or (PW1 and WPW1)
MEMORY TYPE	Nonvolatile (SEE)

B0h	231	230	229	228	227	226	225	224
B1h	223	222	221	220	219	218	217	216
B2h	215	214	213	212	211	210	2 <sup>9</sup>	2 <sup>8</sup>
B3h	27	26	25	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20
	BIT 7							BIT 0

The PWE value is compared against the value written to this location to enable PW1 access. At power-on, the PWE value is set to all ones. Thus, writing these bytes to all ones grants PW1 access on power-on without writing the password entry. All reads of this register are 00h.

# DS1886 SFP and PON ONU Controller with Digital LDD Interface

#### A2h Table 02h, Register B4h–B7h: PW2

FFFF FFFFh
N/A
PW2
Nonvolatile (SEE)

B4h	231	230	229	228	227	226	225	224
B5h	2 <sup>23</sup>	2 <sup>22</sup>	2 <sup>21</sup>	2 <sup>20</sup>	2 <sup>19</sup>	2 <sup>18</sup>	2 <sup>17</sup>	2 <sup>16</sup>
B6h	2 <sup>15</sup>	214	213	212	211	210	2 <sup>9</sup>	2 <sup>8</sup>
B7h	2 <sup>7</sup>	2 <sup>6</sup>	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	20
	BIT 7							BIT 0

The PWE value is compared against the value written to this location to enable PW2 access. At power-on, the PWE value is set to all ones. Thus, writing these bytes to all ones grants PW2 access on power-on without writing the password entry. All reads of this register are 00h.

#### A2h Table 02h, Register B8h–BFh: EMPTY

FACTORY DEFAULT	
READ ACCESS	N/A
WRITE ACCESS	N/A
MEMORY TYPE	

These registers are empty.
### A2h Table 02h, Register C0h: PW\_ENA

FACTORY DEFAULT	10h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

C0h	RWTBL89	RWTBL1C	RWTBL2	RWTBL1A	RWTBL1B	WA2 LOWER	WAUXA	WAUXB
	BIT 7							BIT 0

BIT 7	<b>RWTBL89:</b> Tables 08h–09h. 0 = (Default) read and write access for PW2 only. 1 = Read and write access for both PW1 and PW2.
BIT 6	<ul> <li>RWTBL1C: A2h Table 01h or 05h bytes F8–FFh. Table address is dependent on MASK bit (A2h Table 02h, Register 89h).</li> <li>0 = (Default) read and write access for PW2 only.</li> <li>1 = Read and write access for both PW1 and PW2.</li> </ul>
BIT 5	<b>RWTBL2:</b> Table 02h except for PW1 value locations (A2h Table 02h, Registers B0h–B3h). 0 = (Default) read and write access for PW2 only. 1 = Read and write access for both PW1 and PW2.
BIT 4	<b>RWTBL1A:</b> Read and write A2h Table 01h, Registers 80h–BFh. 0 = Read and write access for PW2 only. 1 = (Default) read and write access for both PW1 and PW2.
BIT 3	<b>RWTBL1B:</b> Read and write A2h Table 01h, Registers C0h–F7h. 0 = (Default) read and write access for PW2 only. 1 = Read and write access for both PW1 and PW2.
BIT 2	<ul> <li>WA2 LOWER: Write lower memory bytes 00h–5Fh in main memory. All users can read this area.</li> <li>0 = (Default) Write access for PW2 only.</li> <li>1 = Write access for both PW1 and PW2.</li> </ul>
BIT 1	<ul> <li>WAUXA: Write auxiliary memory, Registers 00h–7Fh. All users can read this area (see also A2h Table 02h, Register C1h, PW_ENB).</li> <li>0 = (Default) Write access for PW2 only.</li> <li>1 = Write access for both PW1 and PW2.</li> </ul>
BIT 0	<ul> <li>WAUXB: Write auxiliary memory, Registers 80h–FFh. All users can read this area (see also A2h Table 02h, Register C1h, PW_ENB).</li> <li>0 = (Default) Write access for PW2 only.</li> <li>1 = Write access for both PW1 and PW2.</li> </ul>

### A2h Table 02h, Register C1h: PW\_ENB

FACTORY DEFAULT	03h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

C1h	RWTBL46	RTBL1C	RTBL2	RTBL1A	RTBL1B	WPW1	WAUXAU	WAUXBU
	BIT 7							BIT 0

BIT 7	<ul> <li>RWTBL46: Read and write Tables 04h and 06h.</li> <li>0 = (Default) Read and write access for PW2 only.</li> <li>1 = Read and write access for both PW1 and PW2.</li> </ul>
BIT 6	<ul> <li><b>RTBL1C:</b> Read A2h Table 01h or A2h Table 05h, Registers F8h–FFh. Table address is dependent on the MASK bit (A2h Table 02h, Register 89h).</li> <li>0 = (Default) Read access for PW2 only.</li> <li>1 = Read access for both PW1 and PW2.</li> </ul>
BIT 5	<b>RTBL2:</b> Read A2h Table 02h except for PW1 value locations (A2h Table 02h, Registers B0h–B3h). 0 = (Default) Read access for PW2 only. 1 = Read access for both PW1 and PW2.
BIT 4	<b>RTBL1A:</b> Read A2h Table 01h, Registers 80h–BFh. 0 = (Default) read access for PW2 only. 1 = Read access for both PW1 and PW2.
BIT 3	<b>RTBL1B:</b> Read A2h Table 01h, Registers C0h-F7h.0 = (Default) read access for PW2 only.1 = Read access for both PW1 and PW2.
BIT 2	<ul> <li>WPW1: Write register PW1 (A2h Table 02h, Registers B0h–B3h). For security purposes these registers are not readable.</li> <li>0 = (Default) Write access for PW2 only.</li> <li>1 = Write access for both PW1 and PW2.</li> </ul>
BIT 1	<ul> <li>WAUXAU: Write auxiliary memory, Registers 00h–7Fh. All users can read this area (see also A2h Table 02h, Register C0h, PW_ENA).</li> <li>0 = Write access for PW2 only.</li> <li>1 = (Default) Write access for user, PW1, and PW2.</li> </ul>
BIT 0	<ul> <li>WAUXBU: Write auxiliary memory, Registers 80h–FFh. All users can read this area (see also A2h Table 02h, Register C0h, PW_ENA)</li> <li>0 = Write access for PW2 only.</li> <li>1 = (Default) Write access for user, PW1, and PW2.</li> </ul>

### A2h Table 02h, Register C2h–C6h: RESERVED

FACTORY DEFAULT	00h
READ ACCESS	N/A
WRITE ACCESS	N/A
MEMORY TYPE	Nonvolatile (SEE)

These registers are reserved.

### A2h Table 02h, Register C7h: TBLSELPON

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

C7h	27	26	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20
	BIT 7							BIT 0

Chooses the initial value for the TBL SEL byte (Lower Memory, Register 7Fh) at power-on.

### A2h Table 02h, Register C8h–C9h: DAC VALUE

FACTORY DEFAULT	0000h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	(PW2 and BIAS LUT EN = 0) or (PW1 and RWTBL246 and BIAS LUT EN = 0)
MEMORY TYPE	Volatile

C8h	0	0	0	0	0	0	2 <sup>9</sup>	2 <sup>8</sup>
C9h	27	26	25	24	2 <sup>3</sup>	22	21	20
	BIT 7							BIT 0

Value written to DAC when DAC\_EN = 0, or calculated using the formula stated in the <u>Delta-Sigma Output and</u> <u>Reference</u> section.

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Table 02h, Register CAh: INCBYTE



7:4: Value written to MAX3710 BIASINC[3:0] from LUT. This must be set to 0 in open-loop mode.3:0: Value written to MAX3710 MODINC[3:0] from LUT. This must be set to 0 in open-loop mode and APC mode.

#### A2h Table 02h, Register CBh: TXCTRL5 DPC

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	(PW2 and APC LUT EN = 0) or (PW1 and RWTBL246 and APC LUT EN = 0)
MEMORY TYPE	Volatile

CBh	27	26	2 <sup>5</sup>	24	23	22	21	20
	BIT 7							BIT 0

Value written to MAX3710 TXCTRL5 from the TXCTRL5 LUT. The TXCTRL5 LUT is only active during the dual closed loop mode. For open loop and APC loop mode, see Register E8h.

### A2h Table 02h, Register CCh: IMODMAX

	FACTORY DEFAULT		00h							
	READ ACCESS		PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)							
	WRITE ACCESS		PW2 or (PW1 and RWTBL246)							
	MEMORY TYPE		Volatile							
CCh	2 <sup>8</sup>	27	26	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	21		
	BIT 7							BIT 0		

Value written to MAX3710 IMODMAX from the MOD MAX LUT.

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Table 02h, Register CDh: IBIASMAX



Value written to MAX3710 IBIASMAX from the BIAS MAX LUT.

### A2h Table 02h, Register CEh: DEVICE ID

	FACTORY DEFAULT		86h							
	READ ACCESS		PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)							
	WRITE ACCESS		N/A							
	MEMORY TYP	ΡE	ROM							
CEh	1	0	0	0	0	1	0	0		
	BIT 7							BIT 0		

**DEVICE VERSION** 

Hardwired connections to show the device ID.

### A2h Table 02h, Register CFh: DEVICE VER

BIT 7

FACTORY DEFAULT	DEVICE VERSION
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	N/A
MEMORY TYPE	ROM

CFh

BIT 0

Hardwired connections to show the device version.

### A2h Table 02h, Register D0h–DFh: EMPTY

FACTORY DEFAULT	00h
READ ACCESS	N/A
WRITE ACCESS	N/A
MEMORY TYPE	None

These registers do not exist.

### A2h Table 02h, Register E0h: RXCTRL1

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)



A 3-wire slave register. After either  $V_{CC}$  exceeds POA (after a POR event), a Maxim laser driver TX\_POR bit is set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver through the 3-wire interface.

#### A2h Table 02h, Register E1h: RXCTRL2

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

E1h	27	26	25	24	23	2 <sup>2</sup>	21	20
	BIT 7							BIT 0

# SFP and PON ONU Controller with Digital LDD Interface

#### A2h Table 02h, Register E2h: SETCML

	FACTORY DEFAULT		00h						
	READ ACCESS		PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)						
	WRITE ACCESS		PW2 or (PW1 and RWTBL246)						
	MEMORY TY	PE	Nonvolatile (S	SEE)					
E2h	27	26	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20	
	BIT 7							BIT 0	

A 3-wire slave register. After either  $V_{CC}$  exceeds POA (after a POR event), a Maxim laser driver TX\_POR bit is set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver through the 3-wire interface.

#### A2h Table 02h, Register E3h: SETLOSH

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

E3h	27	26	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	21	2 <sup>0</sup>
	BIT 7							BIT 0

A 3-wire slave register. Only written if SETLOSCTL is 1. If SETLOSCTL is 0, then SETLOSL register is used. After either  $V_{CC}$  exceeds POA (after a POR event), a Maxim laser driver TX\_POR bit is set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver through the 3-wire interface.

#### A2h Table 02h, Register E4h: TXCTRL1

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)



# SFP and PON ONU Controller with Digital LDD Interface

#### A2h Table 02h, Register E5h: TXCTRL2

	FACTORY DE	FAULT	00h						
	READ ACCESS		PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)						
	WRITE ACCESS		PW2 or (PW1 and RWTBL246)						
	MEMORY TYPE		Nonvolatile (SEE)						
E5h	27	26	25	24	23	2 <sup>2</sup>	21	20	
	BIT 7							BIT 0	

A 3-wire slave register. After either  $V_{CC}$  exceeds POA (after a POR event), a Maxim laser driver TX\_POR bit is set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver through the 3-wire interface.

### A2h Table 02h, Register E6h: TXCTRL3

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

E6h	27	26	2 <sup>5</sup>	24	23	POW_LEV_INIT	20
	BIT 7						BIT 0

A 3-wire slave register. After either  $V_{CC}$  exceeds POA (after a POR event), a Maxim laser driver TX\_POR bit is set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver through the 3-wire interface. For bits 2:1, see the POW\_LEV[1:0] bits in A2h Lower Memory, Register 6Fh and Table 11a and Table 11b.

#### A2h Table 02h, Register E7h: TXCTRL4

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

E7h	27	26	2 <sup>5</sup>	24	2 <sup>3</sup>	22	21	20	
	BIT 7							BIT 0	

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Table 02h, Register E8h: TXCTRL5 APC OL

	FACTORY DE	EFAULT	00h						
	READ ACCESS		PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)						
	WRITE ACCE	SS	PW2 or (PW1	and RWTBL24	16)				
	MEMORY TY	PE	Nonvolatile (S	SEE)					
E8h	27	26	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20	
	BIT 7							BIT 0	

A 3-wire slave register. After either  $V_{CC}$  exceeds POA (after a POR event), a Maxim laser driver TX\_POR bit is set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver through the 3-wire interface. This register is active only during the open loop and APC loop modes. See Register CBh for TXCTRL5 access during the dual closed-loop mode.

#### A2h Table 02h, Register E9h: TXCTRL6

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

E9h	27	26	25	24	2 <sup>3</sup>	22	21	20
	BIT 7							BIT 0

A 3-wire slave register. After either  $V_{CC}$  exceeds POA (after a POR event), a Maxim laser driver TX\_POR bit is set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver through the 3-wire interface.

### A2h Table 02h, Register EAh: TXCTRL7

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

EAh	27	2 <sup>6</sup>	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>
	BIT 7							BIT 0

### A2h Table 02h, Register EBh: RESERVED

FACTORY DEFAULT	00h
READ ACCESS	N/A
WRITE ACCESS	N/A
MEMORY TYPE	Nonvolatile (SEE)

This register is reserved.

### A2h Table 02h, Register ECh: SETLOSH\_3945

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

ECh [	27	26	25	24	23	2 <sup>2</sup>	21	20
	BIT 7							BIT 0

### A2h Table 02h, Register EDh: SETLOSL\_3945

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

EDh [	27	26	25	24	23	2 <sup>2</sup>	21	20
	BIT 7							BIT 0

A 3-wire slave register. Only written if SETLOSCTL is 0. If SETLOSCTL is 1, then the SETLOSH register is used. After either V<sub>CC</sub> exceeds POA (after a POR event), a Maxim laser driver TX\_POR bit is set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver through the 3-wire interface.

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Table 02h, Register EEh: SETLOSTIMER\_3945

	FACTORY DE	FAULT	00h							
	READ ACCES	S	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)							
	WRITE ACCESS		PW2 or (PW1 and RWTBL246)							
	MEMORY TYPE		Nonvolatile (SEE)							
FFh 27 26			25	04	23	22	21	20		
EEh	21	26	25	24	25	24	21	20		
	BIT 7							BIT 0		

A 3-wire slave register. After either  $V_{CC}$  exceeds POA (after a POR event), a Maxim laser driver TX\_POR bit is set high (visible in 3-wire TXSTAT1 bit 7), or on a rising edge of TXD, this value is written to a Maxim laser driver through the 3-wire interface.

### A2h Table 02h, Register EFh: 3WSET

FACTORY DEFAULT	60h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

EFh	TEMP_UPD	EN_3945	RSTRT_3710	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
	BIT 7							BIT 0

BIT 7	<b>TEMP_UPD:</b> 0 = Default 3-wire operation. 1 = All the control registers (from Register 0Eh–E8h and Register EAh) are written every temperature conversion.
BIT 6	<ul> <li>EN_3945:</li> <li>0 = Bytes associated with the MAX3945 are not sent on the 3-wire bus.</li> <li>1 = Bytes associated with the MAX3945 are transmitted on the 3-wire bus on power-up (after V<sub>CC</sub> crosses the VCC LO alarm).</li> </ul>
BIT 5	<b>RSTRT_3710:</b> 0 = TXINLOS (TXSTAT1 register) does not affect system restart. 1 = When TXINLOS (TXSTAT1 register) is set, Register E9h (TXCTRL6) is written to MAX3710 periodically every t <sub>RR</sub> .
BITS 4:0	RESERVED

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Table 02h, Register F0h: 3WCTRL

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Volatile

F0h	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	3WMAN_3945	3WRW	3WDIS
-	BIT 7							BIT 0

BITS 7:3	RESERVED
BIT 2	<b>3WMAN_3945:</b> When this bit is set when 3WRW is set, only the MAX3945 is written using CSELOUT2.
BIT 1	<b>3WRW:</b> Initiates a 3-wire read or write operation. The write command uses the memory address found in the 3-wire ADDRESS register (A2h Table 02h, Register F1h) and the data from the 3-wire WRITE register (A2h Table 02h, Register F2h). The read command uses the memory address found in the 3-wire ADDRESS register (A2h Table 02h, Register F1h). The address determines whether a read or write operation is to be performed. This bit clears itself at the completion of the operation. 0 = (Default) Reads back as 0 when the read or write operation is completed. 1 = Initiates a 3-wire read or write operation.
BIT 0	<ul> <li><b>3WDIS:</b> Disables all automatic communication across the 3-wire interface. This includes all updates from the LUTs, the APC loop, and status registers updates. The only 3-wire communication is with the manual mode of operation.</li> <li>0 = (Default) Automatic communication is enabled.</li> <li>1 = Disables automatic communication.</li> </ul>

### A2h Table 02h, Register F1h: ADDRESS

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (SEE)

F1h	27	26	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20
_	BIT 7							BIT 0

This byte is used during manual 3-wire communication. When a manual read or write is initiated, this register contains the address for the operation.

# SFP and PON ONU Controller with Digital LDD Interface

#### A2h Table 02h, Register F2h: WRITE



This byte is used during manual 3-wire communication. When a manual write is initiated, this register contains the address for the operation.

### A2h Table 02h, Register F3h: READ

	FACTORY DEFAULT		00h							
	READ ACCESS		PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)							
	WRITE ACCESS		N/A	N/A						
	MEMORY TYPE		Volatile							
F3h	27	26	25	24	23	22	21	20		
	BIT 7							BIT 0		

This byte is used during maunual 3-wire communication. When a manual read is initiated, the return data is stored in this register.

#### A2h Table 02h, Register F4h: TXSTAT2

	FACTORY DEFAULT READ ACCESS WRITE ACCESS MEMORY TYPE		00h							
			PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)							
			N/A							
			Nonvolatile (SEE)							
F4h	27	26	25	24	2 <sup>3</sup>	22	21	20		
	BIT 7							BIT 0		

A 3-wire slave register. This value is read from a Maxim laser driver with the 3-wire interface every t<sub>RR</sub> (see the *Analog Voltage Monitoring Characteristics* table).

### A2h Table 02h, Register F5h: TXSTAT1

	FACTORY DEFAULT		00h							
	READ ACCESS		PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)							
	WRITE ACCESS		N/A	N/A						
	MEMORY TYPE		Nonvolatile (SEE)							
F5h	27	26	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20		
	BIT 7							BIT 0		

A 3-wire slave register. This value is read from a Maxim laser driver with the 3-wire interface every  $t_{RR}$  (see the *Analog Voltage Monitoring Characteristics* table).

#### A2h Table 02h, Register F6h: DPCSTAT

	FACTORY DE	FAULT	00h							
	READ ACCESS		PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)							
	WRITE ACCESS		N/A							
	MEMORY TYPE		Nonvolatile (S	SEE)						
F6h	27	26	25	24	23	22	21	20		

A 3-wire slave register. This value is read from a Maxim laser driver with the 3-wire interface every t<sub>RR</sub> (see the *Analog Voltage Monitoring Characteristics* table).

### A2h Table 02h, Register F7h: RXSTAT

BIT 7



A 3-wire slave register. This value is read from a Maxim laser driver with the 3-wire interface every t<sub>RR</sub> (see the *Analog Voltage Monitoring Characteristics* table).

#### A2h Table 02h, Register F8h-FFh: RESERVED

FACTORY DEFAULT	00h
READ ACCESS	N/A
WRITE ACCESS	N/A
MEMORY TYPE	Nonvolatile (SEE)

These registers are reserved.

BIT 0

# SFP and PON ONU Controller with Digital LDD Interface

A2h Table 04h Register Descriptions

### A2h Table 04h, Register 80h–A7h: MODULATION or TXCTRL5 LUT

FACTORY DEFAULT	
READ ACCESS	
WRITE ACCESS	
MEMORY TYPE	

00h PW2 or (PW1 and RWTBL246) or (PW1 and RBL246) PW2 or (PW1 and RWTBL246) Nonvolatile (EE)

Open Loop and APC Loop (Modulation), Dual Closed Loop (TXCTRL5)

		i v	<i>,</i> ,		1 \			
80h–A7h	27	2 <sup>6</sup>	2 <sup>5</sup>	24	2 <sup>3</sup>	2 <sup>2</sup>	2 <sup>1</sup>	2 <sup>0</sup>

The digital value for the modulation DAC output or TXCTRL5 register in MAX3710. The MODULATION LUT is a set of registers assigned to hold the temperature profile for the MODULATION register. The temperature measurement is used to index the LUT (TINDEX, A2h Table 02h, Register 81h) in 2°C increments from -40°C to +102°C, starting at 80h. Values recalled from this EEPROM memory table are written into the MODULATION VALUE register (A2h Table 02h, Register 82h–83h) location, which holds the value until the next temperature conversion. The part can be placed into a manual mode (MOD LUT EN bit, A2h Table 02h, Register 80h), where MODULATION register is directly controlled for calibration. If the temperature compensation functionality is not required, then program the entire table to the desired modulation setting. See the *BIAS, MODULATION, SET\_2XAPC, TXCTRL5 LUTs* section for more details. The MODULATION VALUE written to the register is determined as follows:

MODULATION VALUE = MODULATION LUT + 4 x MOD OFFSET LUT

#### A2h Table 04h, Register A8h–EFh: EMPTY

FACTORY DEFAULT	
READ ACCESS	N/A
WRITE ACCESS	N/A
MEMORY TYPE	

These registers are empty.

#### A2h Table 04h, Register F0h-F7h: MOD MAX LUT

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (EE)

F0h–F7h	2 <sup>8</sup>	27	26	25	24	2 <sup>3</sup>	22	21
	BIT 7							BIT 0

# SFP and PON ONU Controller with Digital LDD Interface

### A2h Table 04h, Register F8h–FFh: MOD OFFSET or SET\_IMOD LUT

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (EE)



### A2h Table 06h Register Descriptions

#### A2h Table 06h, Register 80h-A7h: BIAS or SET\_IBIAS

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (EE)

	Open Loop							
80h–A7h	27	26	25	24	23	22	21	20
	APC Loop and Dual Closed Loop							
80h–A7h	29	2 <sup>8</sup>	27	26	25	24	23	22
	BIT 7							BIT 0

The BIAS LUT is a set of registers assigned to hold the temperature profile for the BIAS reference DAC. The temperature measurement is used to index the LUT (TINDEX, A2h Table 02h, Register 81h) in 2°C increments. Values recalled from this EEPROM memory table are written into the BIAS or SET\_IBIAS location, which holds the value until the next temperature conversion. The part can be placed into a manual mode, where BIAS or SET\_IBIAS can be directly controlled for calibration. If TE temperature compensation is not required by the application, program the entire LUT to the desired BIAS value.

### A2h Table 06h, Register A8h–EFh: EMPTY

FACTORY DEFAULT	
READ ACCESS	N/A
WRITE ACCESS	N/A
MEMORY TYPE	

These registers are empty.

### A2h Table 06h, Register F0h–F7h: BIAS MAX LUT

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL246) or (PW1 and RBL246)
WRITE ACCESS	PW2 or (PW1 and RWTBL246)
MEMORY TYPE	Nonvolatile (EE)

F0h–F7h	2 <sup>9</sup>	2 <sup>8</sup>	27	26	25	24	2 <sup>3</sup>	22
	BIT 7							BIT 0

### A2h Table 06h, Register F8h-FFh: BIAS OFFSET or APC LUT

	FACTORY DEFAULT READ ACCESS WRITE ACCESS		00h PW2 or (PW1 and RWTBL246) or (PW1 and RBL246) PW2 or (PW1 and RWTBL246)					
	MEMORY TY	PE	Nonvolatile (E	pnvolatile (EE)				
	Open Loop							
F8h–FFh	29	2 <sup>8</sup>	27	26	25	24	2 <sup>3</sup>	22
	APC Loop an	d Dual Closed	Loop (APC)					
F8h–FFh	27	26	2 <sup>5</sup>	24	23	22	21	20
	BIT 7							BIT 0

# SFP and PON ONU Controller with Digital LDD Interface

A2h Table 08h Register Descriptions

### A2h Table 08h, Register 80h-F7h: EMPTY

FACTORY DEFAULT READ ACCESS N/A WRITE ACCESS N/A MEMORY TYPE

These registers are empty.

### A2h Table 08h, Register F8h-FFh: INCBYTE

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL78) or (PW1 and RTBL78)
WRITE ACCESS	PW2 or (PW1 and RWTBL78)
MEMORY TYPE	Nonvolatile (EE)

F8h–FFh	27	26	25	24	2 <sup>3</sup>	2 <sup>2</sup>	21	20
	BIT 7							BIT 0

Bits 7:4 update the upper nibble of the INCBYTE register (Table 02h, Register CAh). Bits 3:0 update the lower nibble of the INCBYTE register. See the INCBYTE register descriptions for more details.

### A2h Table 09h Register Descriptions

#### A2h Table 09h, Register 80h–F7h: EMPTY

FACTORY DEFAULT	
READ ACCESS	N/A
WRITE ACCESS	N/A
MEMORY TYPE	

These registers are empty.

### A2h Table 09h, Register F8h-FFh: DAC OFFSET LUT

FACTORY DEFAULT	00h
READ ACCESS	PW2 or (PW1 and RWTBL78) or (PW1 and RTBL78)
WRITE ACCESS	PW2 or (PW1 and RWTBL78)
MEMORY TYPE	Nonvolatile (EE)



**Auxiliary Memory A0h Register Description** 

### Auxiliary Memory A0h, Register 00h-FFh: EEPROM



Accessible with the slave address A0h.

### **Applications Information**

### **Power-Supply Decoupling**

To achieve best results, it is recommended that the power supply is decoupled with a 0.01 $\mu$ F or a 0.1 $\mu$ F capacitor. Use high-quality, ceramic, surface-mount capacitors, and mount the capacitors as close as possible to the V<sub>CC</sub> and GND pins to minimize lead inductance.

#### **Layout Considerations**

Connect all GND pins to a common ground plane. Connect all  $V_{CC}\, \text{pins together}.$ 

### **SDA and SCL Pullup Resistors**

SDA is an open-collector output on the device that requires a pullup resistor to realize high-logic levels. A master using either an open-collector output with a pullup resistor or a push-pull output driver can be used for SCL. Pullup resistor values should be chosen to ensure that the rise and fall times listed in the <u>I<sup>2</sup>C AC Electrical</u> Characteristics are within specification.

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
DS1886T+	-40°C to +95°C	24 TQFN-EP*
DS1886T+T	-40°C to +95°C	24 TQFN-EP*

+Denotes a lead(Pb)-free/RoHS-compliant package. T = Tape and reel.

\*EP = Exposed pad.

### **Package Information**

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
24 TQFN-EP	T2445+1	<u>21-0201</u>	<u>90-0083</u>

# SFP and PON ONU Controller with Digital LDD Interface

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/12	Initial release	_
1	8/12	Made numerous LUT addressing changes for TXINLOS	30, 32, 33, 39, 83, 87, 88, 89



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

#### Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

© 2012 Maxim Integrated Products, Inc.

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.