# Active Errata List

- UART/Reception in Modes 1, 2 and 3/UART False Start Bits Detection
- During UART Reception, Clearing REN May Generate Unexpected IT
- JBC/Double IT When External IT Occurs During JBC Instruction
- Timer2/Downcounter Mode/Double IT With Slow External Clock
- Input Trigger Consumption/All C51 Type I/O Ports
- MOVX/Port0/Read Mode

# **Errata History**

## AT80C51RA2

Lot Number	Errata List
All	T02,T03,T04,T05,T06

## TS80C51RB2

Lot Number	Errata List
≤ 38584	T01, T02 ,T03, T04, T05, T06
> 38584	T02 ,T03, T04, T05, T06

## TS87C51RB2

Lot Number	Errata List
≤ 36425	T01, T02 ,T03, T04, T05, T06
> 36425	T02 ,T03, T04, T05, T06

# **Errata Descriptions**

## 1. UART/Reception in Modes 1, 2 and 3/UART False Start Bits Detection

When a false start bit occurs on the UART, some UART internal signals are not reset. Then when a real start bit occurs, the sampling is shifted.

#### Workaround

None.

## 2. During UART Reception, Clearing REN May Generate Unexpected IT

During UART reception, if the REN bit is clear between a start bit detection and the end of reception, the UART will not discard the data (RI is set).

#### Workaround

Test REN at the beginning of Interrupt routine just after CLR RI, and run the Interrupt routine code only if REN is set.



8051 Microcontrollers

# TS87C51RB2 TS80C51RB2 AT80C51RA2

# **Errata Sheet**

4154D-8051-03/08





#### 3. JBC/Double IT When External IT Occurs During JBC Instruction

On polling algorithm in ISR on IE1 or IE0, when the external IT appears during JBC instruction, the flag is not cleared. On the next JBC instruction another IT is pending. Therefore, the same IT is seen twice.

#### Workaround

Use JB Instruction instead of JBC instruction to test bit and CLR instruction to clear it.n twice.

#### 4. Timer2/Downcounter Mode/Double IT with Slow External Clock

Double IT with slow external clock in downcount mode. Timer 2 in 16-bit autoreload in count-down mode with external clock input two interrupts are generated successively with low frequency on clock input (typ 10-40 KHz).

#### Workaround

Reload FFFE into TH2-TL2 in ISR and count down to RCAP-1 (to recover cycle lost in ISR) Caution: do not work if initially RCAP = 0x0000

#### 5. Input Trigger Consumption/All C51 Type I/O Ports

Some static consumption in input triggers of I/O ports may occur when entries are driven close to the trigger threshold (1 mA to 2 mA for each I/O at Vin = 2.4V for Vcc = 5V)

#### Workaround

None.

#### 6. Movx/Port0/Read Mode

When reading External Ram using Movx instruction, Port0's SFR may contain '0' whereas any acces to external memories (data or program) should write '1' into them .

'0' is written to each bit of the Port0 buffers prior to a Movx access. This problem has no consequence when the Movx cycle is a write, as the correct value is immediately substitued and is present on Port0 during the duration of the write pulse  $(\overline{WR} = 0)$ . When the Movx is a read, the strong internal pull-down N transistor creates a short circuit with the external RAM buffer or peripheral when the RAM or peripheral reads '1'.

#### Workaround

Replace any movx A,@Ri instruction by the sequence: mov P0, #FFh movx A, @Ri Replace any movx A,@DPTR instruction by the sequence: mov P0, #FFh movx A, @DPTR



#### Headquarters

*Atmel Corporation* 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Product Contact**

Web Site www.atmel.com *Technical Support* Enter Product Line E-mail Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.