

MCP2050

LIN Transceiver with Voltage Regulator

Features:

- The MCP2050 is compliant with:
 - LIN Bus Specifications Version 1.3, 2.1 and with SAE J2602-2
- · Support Baud Rates Up to 20 kBaud
- · 43V Load Dump Protected
- · Maximum Continuous Input Voltage of 30V
- Wide LIN Compliant Supply Voltage, 6.0-18.0V
- Extended Temperature Range: -40 to +125°C
- Interface to PIC[®] EUSART and Standard USARTs
- · Wake-Up on LIN Bus Activity or Local Wake Input
- · LIN Bus Pin
 - Internal pull-up termination resistor and diode for slave node
 - Protected against VBAT shorts
 - Protected against loss of ground
 - High current drive
- TXD and LIN Bus Dominant Time-Out Function
- · Two Low-Power Modes
 - Transmitter Off mode: 90 µA (typical)
 - Power Down mode: 4.5 μA (typical)
- Output Indicating Internal Reset State (POR or Sleep Wake)
- · MCP2050 On-Chip Voltage Regulator
 - Output voltage of 5.0V or 3.3V with 70 mA capability and tolerances of ±3% over operating temperature range
 - Internal short-circuit current limit
 - Only external filter and load capacitors needed
- Programmable Windowed Watchdog Timer (WWDT)
 - External resistor programmable from 7 ms to 140 ms
 - Disabled by connecting the WWDTSELECT pin to VREG or let the pin float
- Ratiometric Output of VBAT Voltage Scaled to VRFG
- · Automatic Thermal Shutdown
- High Electromagnetic Immunity (EMI), Low Electromagnetic Emission (EME)
- Robust ESD Performance: ±15 kV for LBUS and VBB pin (IEC61000-4-2)
- Transient Protection for LBUS and VBB Pins in Automotive Environment (ISO7637)

- Meets Stringent Automotive Design Requirements Including "OEM Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications", Version 1.3, May 2012
- Multiple Package Options Including Small 5x5 OFN

Description:

The MCP2050 provides a bidirectional, half-duplex communication physical interface to meet the LIN bus specification Revision 2.1 and SAE J2602. The device incorporates a voltage regulator with 5V or 3.3V 70 mA regulated power supply output. The on-chip WWDT allows users to adjust the size of the reset window by using an external resistor. The ratiometric VBAT pin scales down VBAT to the range of VREG so it can be monitored by an A/D converter.

The device has been designed to meet the stringent quiescent current requirements of the automotive industry and will survive +43V load dump transients, and double battery jumps.


MCP2050 family members:

- MCP2050-500, 14-pin, LIN driver with 5.0V regulator
- MCP2050-330, 14-pin, LIN driver with 3.3V regulator
- MCP2050-500, 20-pin QFN, LIN driver with 5.0V regulator
- MCP2050-330, 20-pin QFN, LIN driver with 3.3V regulator




MCP2050

Package Types



Block Diagram




1.0 FUNCTION DESCRIPTION

The MCP2050 provides a physical interface between a microcontroller and a LIN half-duplex bus. It is intended for automotive and industrial applications with serial bus baud rates up to 20 kbaud. This device will translate the CMOS/TTL logic levels to LIN logic levels, and vice versa. The device offers optimum EMI and ESD performance; it can withstand high voltage on the LIN bus. The device supports two low-power modes to meet automotive industry power consumption requirements. The MCP2050 also provides a +5V or 3.3V 70 mA regulated power output.

1.1 Modes of Operation

The MCP2050 works in five modes: Power-On Reset mode, Power-Down mode, Ready mode, Operation mode, and Transmitter Off mode. For an overview of all operational modes, please refer to Table 1-1. For the operational mode transition, please refer to Figure 1-1.

FIGURE 1-1: STATE DIAGRAM



- **Note 1:** VREG_OK: Regulator Output Voltage > 0.8VREG_NOM.
 - 2: If the voltage on pin VBB falls below VOFF, the device will enter Power-On Reset mode from all other modes, which is not shown in the figure.
 - 3: FAULT/TXE = 1 represents input and no fault conditions. FAULT/TXE = 0 represents input low or a fault condition. Refer to Table 1-3.

1.1.1 POWER-ON-RESET MODE

Upon application of VBB, or whenever the voltage on VBB is below the threshold of regulator turn-off voltage VOFF (typically. 4.50V), the device enters Power-On Reset mode (POR). During this mode, the device maintains the digital section in a reset mode and waits until the voltage on pin VBB rises above the threshold of regulator turn-on voltage Von (typically 5.75V) to enter into Ready mode. In Power-On-Reset mode, the LIN physical layer and voltage regulator are disabled, and RESET output is forced to low.

1.1.2 READY MODE

The device enters Ready mode from POR mode after the voltage on VBB rises above the threshold of regulator turn-on voltage Von or from Power-Down mode when a remote or local wake-up event happens.

Upon entering Ready mode, the voltage regulator and receiver section of the transceiver are powered up. The transmitter remains in off state. The device is ready to receive data but not to transmit. In order to minimize the power consumption, the regulator operates in a reduced-power mode. It has a lower GBW product and thus is slower. However, the 70 mA drive capability is unchanged.

The device stays in Ready mode until the output of the voltage regulator has stabilized and the CS/LWAKE pin is high ('1').

1.1.3 OPERATION MODE

If VREG is OK (VREG > 0.8 VREG_NOM), CS/LWAKE pin, FAULT/TXE pin and TXD pin are high, the part enters the Operation mode from either Ready or Transmitter Off mode.

In this mode, all internal modules are operational. The internal pull-up resistor between LBUS and VBB is connected only in this mode.

The device goes into the Power-Down mode at the falling edge on CS/LWAKE; or to the Transmitter Off mode at the falling on FAULT/TxE while CS/LWAKE stays high.

1.1.4 TRANSMITTER OFF MODE

In Transmitter Off mode, the receiver is enabled but the LBUS transmitter is off. It is a lower-power mode.

In order to minimize the power consumption, the window watchdog timer is disabled and the regulator operates in a reduced-power mode. It has a lower GBW product and thus is slower. However, the 70 mA drive capability is unchanged.

The transmitter may be re-enabled whenever the FAULT/TxE signal returns high, by removing the internal fault condition and the CPU returning the FAULT/TxE high. The transmitter will not be enabled even if the FAULT/TxE pin is brought high externally, when the internal fault is still present. However, externally forcing the FAULT/TxE high, while the internal fault is still present, should be avoided since this will induce high current and power dissipation in the FAULT/TxE pin.

The transmitter is also turned off whenever the voltage regulator is unstable or recovering from a fault. This prevents unwanted disruption of the bus during times of uncertain operation.

1.1.5 POWER-DOWN MODE

In Power-Down mode, the transceiver and the voltage regulator are both off. Only the Bus Wake-up section and the CS/LWAKE pin wake-up circuits are in operation. This is the lowest-power mode.

If any bus activity (e.g. a BREAK character) occurs during Power-Down mode, the device will immediately enter Ready mode and enable the voltage regulator. Then, once the regulator output has stabilized (approximately 0.3 ms to 1.2 ms) it goes to Operation mode. Refer to **Section 1.1.6** "Remote Wake-up" for more details.

The part will also enter Ready mode from Power-Down mode, followed by Operation mode, if the CS/LWAKE pin becomes active high ('1').

1.1.6 REMOTE WAKE-UP

The remote wake-up sub module observes the LBUS in order to detect bus activity. In Power-Down mode, normal LIN recessive/dominant threshold is disabled, and the LIN bus Wake-Up Voltage Threshold VWK(LBUS) is used to detect bus activities. Bus activity is detected when the voltage on the LBUS falls below the LIN bus Wake-Up Voltage Threshold VWK(LBUS) (approximately 3.4V) for at least tBDB (a typical duration of 80 µs) followed by a rising edge. Such a condition causes the device to leave Power-Down mode

TABLE 1-1:	OVERVIEW	OF OPERATION	ONAL MOD)FS
17DLL 1-1.				

State	Transmitter	Receiver	Internal Wake Module	Voltage Regulator	Watch Dog Timer	Operation	Comments
PoR	Off	Off	Off	Off	Off	Proceed to Ready mode after V _{BB} >V _{ON} .	_
Ready	Off	On	Off	On	On	If CS/LWAKE high, then proceed to Operation or Transmitter Off mode.	Bus Off state
Operation	On	On	Off	On	On	If CS/LWAKE low level, then proceed to Power-Down. If FAULT/TXE low level, then Transmitter-Off mode.	Normal Operation mode
Power-Down	Off	Off	On Activity Detect	Off	Off	On LIN bus rising edge or CS/LWAKE high level, proceed to READY mode.	Lowest- Power mode
Transmitter Off	Off	On	Off	On	Off	If CS/LWAKE low level, then proceed to Power down. If FAULT/TXE high, then Operation mode.	Bus Off state, Lower-Power mode

1.2 Windowed Watchdog Reset

The Watchdog Timer monitors for activity on the Windowed Watchdog Timer Trigger input pin WWDTTRIG. The WWDTTRIG pin is expected to be strobed within a given time frame. When this time frame has expired without an edge transition on the WWDTTRIG pin, the WWDTRESET pin is driven active (low) to reset the system. This feature is enabled by connecting a resistor between the WWDTSELECT pin and Vss. Monitoring is then done by requiring the host processor to force a falling edge transition on the WWDTTRIG pin within a predetermined time frame (TWD).

The start time of the trigger window is fixed at 50% of the total watchdog period, after the last trigger. The length of the window is determined by the value of the resistor on pin WWDTSELECT. The Watchdog Timer is disabled if WWDTSELECT is floating.

1.2.1 WWDT DURING INITIAL POWER-UP

The WWDTRESET is driven high after a power-on reset. The Watchdog Timer begins counting at this point, awaiting an edge on WWDTTRIG pin. Note that there is no window enabled, yet. If no falling edge is detected on the WWDTTRIG pin before the timer expires, the WWDTRESET is pulse low and the timer is restarted. When a trigger edge on the WWDTTRIG pin is seen, the window is enabled and the timer is reset.

FIGURE 1-2: WWDTRESET DURING INITIAL POWER-UP




Figure 1-2 shows the behavior of the WWDTRESET pin after a system reset with no trig at all. If no trig is given during the power-up window, WWDTRESET is reset low for the time twdrst.

The power-up window length tPOWERUP duration is determined by the value of the resistor connected between pin WWDTSELECT and pin Vss, while the reset pulse duration is about 150 μ s.

Duration for tPOWERUP and tWDRST are:

- tPOWERUP = 0.8 ms x (RWWDTSELECT+1) typical
- twdrst = 150 µs typical
- RWWDTSELECT is in $k\Omega$.

Once a trig is asserted, the power-up sequence "stops" and the normal behavior begins.

1.2.2 WINDOWED WATCHDOG BEHAVIOR

After windowed watchdog begins its normal behavior, three different cases can appear.

- A pulse (falling edge) on the WWDTTRIG pin is detected within the trigger window; the watchdog timer will be reset, and a new watchdog period will begin; WWDTRESET pinremainshigh (Figure 1-3.)
- A pulse (falling edge) on the WWDTTRIG pin is detected before the trigger window (too early trigger); WWDTRESET is asserted (low) immediately after the falling edge is detected for approximately t_{WDRST}; the counter is reset and the next watchdog period begins at the rising edge of the voltage on WWDTRESET pin (Figure 1-12).
- No pulse on the WWDTTRIG pin is detected during the whole watchdog window (no trigger); WWDTRESET is asserted (low) for approximately twdrst when the timer has expired; the counter is reset and the next watchdog period begins at the rising edge of the voltage on WWDTRESET pin (Figure 1-5).

The trigger window is between 50% to 100% of the watchdog window length, twLENGTH. The window length is determined by the external resistor between WWDTSELECT pin and Vss.

EQUATION 1-1:

twlength = $(0.175 \text{ ms} \times \text{RWWDTSELECT}) + 1.2 \text{ typical}$

twdrst = 150 μ s typical

RWWDTSELECT is in $k\Omega;$ its value ranges from 33 $k\Omega$ to 680 $k\Omega$ and window length ranges from 7 ms to 120 ms typical.

If the WWDTSELECT pin is floating, the watchdog is disabled and the WWDTRESET remains high.

FIGURE 1-3: CORRECT TRIGGER




FIGURE 1-4: TOO EARLY TRIGGER





FIGURE 1-5: NO TRIGGER



1.3 Pin Descriptions

Please refer to Table 1-2 for the pinout overview.

TABLE 1-2: PINOUT DESCRIPTIONS

	Devi	ices		Function
PIN Name	14-Pin PDIP, SOIC	5 x 5 QFN	PIN Type	Normal Operation
VBATRATIO	1	18	Analog Output	VBATRATIO = VBAT/24 × VREG
RxD	2	1	Output	Receive Data Output
CS/LWAKE	3	2	TTL Input, HV-tolerant	Chip Select and Local Wake-up Input
VREG	4	3	Output	Voltage Regulator Output
TxD	5	4	Input, HV-tolerant	Transmit Data Input
RESET	6	5	Output	Reset Output
NC	7	6,9,10,11, 16,19,20	Not Connected	_
Vss	8	8	Power	Ground
LBUS	9	7	I/O, HV	LIN Bus
VBB	10	12	Power	Battery
FAULT/TXE	11	13	I/O, HV-tolerant	Fault Detect Output/Transmitter Enable Input
WWDTSELECT	12	14	Input	A Resistor between this pin and Ground determines the Watchdog Window length
WWDTTRIG	13	15	Input	Windowed Watchdog Trigger Input
WWDTRESET	14	17	Output, HV-tolerant	Windowed Watchdog Reset Output
EP	_	21	Exposed Thermal Pad (EP)	Exposed Thermal Pad can be left unconnected, or connected to the ground.

1.3.1 VBATRATIO

This is an analog output pin that reflects the voltage at the VBAT pin. It is scaled by VREG such that:

VBATRATIO = VBAT/24 × VREG

0 <= VBATRATIO <= VREG

The resistive divider and the output driver are switched off during Power-Down mode in order to reduce power consumption.

1.3.2 RXD

Receive Data Output pin. The RXD pin is a standard CMOS output pin and it follows the state of the LBUS pin.

1.3.3 CS/LWAKE

Chip Select and Local Wake-Up Input pin (TTL level, high voltage tolerant). This pin controls the device state transition. Refer to Figure 1-1.

If CS/LWAKE = 1, the device can work in Operation mode ($\overline{FAULT}/TxE = 1$) or Transmitter Off mode ($\overline{FAULT}/TxE = 0$).

If CS/LWAKE = 0, the device can work in Power-Down mode or Ready mode.

An internal pull-down resistor will keep the CS/LWAKE pin low to ensure that no disruptive data will be present on the bus while the microcontroller is executing a Power-on Reset and I/O initialization sequence. When CS/LWAKE is '1', a weak pull-down (~600 k Ω) is used to reduce current. When CS/LWAKE is '0' a stronger pull-down (~300 k Ω) is used to maintain the logic level.

This pin may also be used as a local wake-up input (see Figure 1-12). The microcontroller will set the I/O pin to control the CS/LWAKE. An external switch, or other source, can then wake-up both the transceiver and the microcontroller.

Note: CS/LWAKE should NOT be tied directly to pin VREG as this could force the MCP2050 into Operation Mode before the microcontroller is initialized.

1.3.4 VREG

Positive Supply Voltage Regulator Output pin. An onchip LDO gives +5.0 or +3.3V 70 mA regulated voltage on this pin.

1.3.5 TXD

Transmit Data Input pin (TTL level, HV compliant, adaptive pull-up). The transmitter reads the data stream on TXD pin and sends it to LIN bus. The LBUS pin is low (dominant) when TXD is low, and high (recessive) when TXD is high.

The Transmit Data Input pin has an internal adaptive pull-up to an internally-generated 4.2V (approximate). When TxD is '0', a weak pull-up (~900 k Ω) is used to reduce current. When TxD is '1' a stronger pull-up (~300 k Ω) is used to maintain the logic level. A series reverse-blocking diode allows applying TxD input voltages greater than the internally generated 4.2V and renders TxD pin HV compliant up to 30V (see the Block Diagram on page 2).

1.3.6 RESET

Reset Output pin. This pin is open drain with ~90 k Ω pull-up to VREG. It indicates the internal voltage has reached a valid, stable level. As long as the internal voltage is valid (above <u>0.8VREG</u>), this pin will remain high ('1'); otherwise the RESET pin switches to low ('0').

1.3.7 Vss

Ground pin.

1.3.8 LBUS

LBUS is a bidirectional LIN bus Interface pin and is controlled by the signal TxD. It has an open collector output with a current limitation. To reduce electromagnetic emission, the slopes during signal changes are controlled, and the LBUS pin has corner-rounding control for both falling and rising edges.

The internal LIN receiver observes the activities on LIN bus, and generates the output signal RXD that follows the state of the LBUS. A first degree 160 kHz, low-pass input filter optimizes electromagnetic immunity.

1.3.9 VBB

Battery Positive Supply Voltage pin. An external diode is connected in series to prevent the device from being reversely powered (refer Figure 1-12).

1.3.10 FAULT/TXE

Fault Detect Output/Transmitter Enable Input pin. The output section is HV tolerant open drain (up to 30V). The input section is identical with TxD section (TTL level, HV compliant, adaptive pull-up). The internal pull-up resistor may be too weak for some applications. An external $10k\Omega$ pull-up resistor is recommended to ensure a logic high level. Its state is defined as shown in Table 1-3. The device is placed in Transmitter Off mode whenever this pin is low ('0'), either from an internal fault condition or by external drive.

If CS/LWAKE is high ('1'), the FAULT/TXE signals a mismatch between the TXD input and the LBUS level. This can be used to detect a bus contention. Since the bus exhibits a propagation delay, the sampling of the internal compare is debounced to eliminate false faults.

After the device wakes up, the FAULT/TXE indicates what wakes the device if CS/LWAKE remains low ('0') (refer to Table 1-3).

The FAULT/TxE pin sampled at a rate faster than every 10 μs.

1.3.11 WWDTSELECT

This is an analog input pin that sets the open window time to accept a trigger reset. A resistor between this pin and Vss sets this time. The equation to determine the value of the resistor can be found in **Section 1.2.2** "Windowed Watchdog Behavior".

1.3.12 WWDTTRIG

This is an input pin to reset the Windowed Watchdog Timer. A high-to-low transition during the open window time will reset the timer and prevent the WWDT from timing out. The pin has an internal adaptive pull-up to an internally-generated 4.2V (approximate.).

When $\overline{WWDTTRIG}$ is '0', a weak pull-up (~800 k Ω) is connected to reduce current.

When $\overline{WWDTTRIG}$ is '1', the pull-up is stronger to maintain the logic level.

1.3.13 WWDTRESET

WWDTRESET is an open-drain output pin. This pin is asserted low when the internal Windowed Watchdog Timer has expired or an attempt was made to clear the timer before the window has opened.

1.3.14 EP

It is recommended to connect this pad to VSS to enhance electromagnetic immunity and thermal resistance.

MCP2050


TABLE 1-3: FAULT/TXE TRUTH TABLE

Tvp	Dvp	LINIDUS	Thermal	FAULT/TXE		
TxD In	Rxd Out	LIN BUS I/O	Override	External Input	Driven Output	Definition
				CS	= 1	
L	Н	Vвв	OFF	Н	L	FAULT , TXD driven low, LBUS shorted to VBB (Note 1), or LBUS/TXD permanent dominant detected, and transmit time-out shutdown.
Н	Н	VBB	OFF	Н	Н	ОК
L	L	GND	OFF	Н	Н	ОК
Н	L	GND	OFF	Н	Н	OK, data is being received from LBUS
Х	Х	VBB	ON	Н	L	FAULT, transceiver in thermal shutdown
Х	Х	Vвв	х	L	Х	NO FAULT , the CPU is commanding the transceiver to turn off the transmitter driver
				CS = 0 afte	r a wake-up	
х	х	х	х	Х	L	Wake-up from LIN bus activity
Х	Х	х	х	х	Н	Wake-up from POR

Legend: x = don't care

Note 1: The FAULT/TXE is valid after approximately 25 μs after TXD falling edge. This is to eliminate false fault reporting during bus propagation delays.

FIGURE 1-6: VBATRATIO OUTPUT RANGE



1.4 Fail-Safe Features

1.4.1 GENERAL FAIL-SAFE FEATURES

- An internal pull-down resistor on the CS/LWAKE pin disables the transmitter if the pin is floating.
- An internal pull-up resistor on the TXD pin places TXD in high, thus the LBUS is recessive if the TXD pin is floating.
- High-Impedance and low leakage current on LBUS during loss of power or ground.
- The current limit on LBUS protects the transceiver from being damaged if the pin is shorted to VBB.

1.4.2 THERMAL PROTECTION

The thermal protection circuit monitors the die temperature and is able to shut down the LIN transmitter and voltage regulator.


There are three causes for a thermal overload. A thermal shut down can be triggered by any one, or a combination of, the following thermal overload conditions.

- · Voltage regulator overload
- · LIN bus output overload
- Increase in die temperature due to increase in environment temperature

The recovery time from the thermal shutdown is equal to adequate cooling time.

Driving the TXD and checking the RXD pin makes it possible to determine whether there is a bus contention (TXD = high, RXD = low) or a thermal overload condition (TXD = low, RXD = high).

FIGURE 1-7: THERMAL SHUTDOWN STATE DIAGRAMS



1.4.3 TXD/LBUS TIME-OUT TIMER

LIN bus can be driven to a dominant level either from TXD pin or externally. An internal timer deactivates the LBUS transmitter if a dominant status (low) on LIN bus lasts longer than Bus Dominant Time-Out Time tTO(LIN) (approximately 20 ms); at the same time, RXD output is put in recessive (high), FAULT/TXE is also driven to low and the internal LIN pull-up resistor is disconnected. The timer is reset on any recessive LBUS status or POR mode. The recessive status on LBUS can be caused either by the bus being externally pulled up or by TXD pin being returned high.

1.5 Internal Voltage Regulator

The MCP2050 has a positive regulator capable of supplying $\pm 5.0 \text{V}$ or $\pm 3.3 \text{V}$ at up to 70 mA of load current with tolerances of $\pm 3\%$ over the entire operating temperature range of -40°C to $\pm 125^{\circ}\text{C}$. The regulator uses an LDO design, is short-circuit-protected and will turn the regulator output off if its output falls below the Shutdown Voltage Threshold VSD.

With a load current of 70 mA, the minimum input-to-output voltage differential required for the output to remain in regulation is typically +0.5V (+1V maximum over the full operating temperature range). Quiescent current is less than 100 μ A with a full 70 mA load current when the input-to-output voltage differential is greater than +3.00V.

Regarding the correlation between VBB, VREG and IDD, refer to Figure 1-9 and Figure 1-10. When the input voltage (VBB) drops below the differential needed to provide stable regulation, the voltage regulator output VREG will track the input down to approximately VOFF. The regulator will turn off the output at this point. This will allow PIC[®] microcontrollers, with internal POR circuits, to generate a clean arming of the Power-on Reset trip point. The MCP2050 will then monitor VBB and turn on the regulator when VBB is above the threshold of regulator turn-on voltage VON.

Under specific ambient temperature and battery voltage range, the voltage regulator can output as high as 150 mA current.

For current load capability of the voltage regulator, refer to Figure 1-9 and Figure 1-10.

In Power-Down mode, the VBB monitor is turned off.

Note: The regulator overload current limit is approximately 250 mA. The regulator output voltage VREG is monitored. If output voltage VREG is lower than VSD, the voltage regulator will turn off. After a recovery time of about 3 ms, the VREG will be checked again. If there is no short circuit, (VREG > VSD) then the voltage regulator remains on.

The regulator requires an external output bypass capacitor for stability. See Figure 2-1 for correct capacity and ESR for stable operation.


Note: A ceramic capacitor of at least 10 μF, or a tantalum capacitor of at least 2.2 μF is recommended for stability.


Warning: In worst-case scenarios, the ceramic capacitor may derate by 50%, based on tolerance, voltage and temperature. Therefore, in order to ensure stability, ceramic capacitors smaller than 10 μF may require a small series resistance to meet the ESR requirements, as shown in Table 1-4.


TABLE 1-4: RECOMMENDED SERIES
RESISTANCE FOR CERAMIC
CAPACITORS

Resistance	Capacitor
1Ω	1 μF
0.47Ω	2.2 μF
0.22Ω	4.7 µF
0.1Ω	6.8 µF









1.6 Optional External Protection

1.6.1 REVERSE BATTERY PROTECTION

An external reverse-battery-blocking diode should be used to provide polarity protection (see Figure 1-12).

1.6.2 TRANSIENT VOLTAGE PROTECTION (LOAD DUMP)

An external 43V transient suppressor (TVS) diode, between VBB and ground, with a transient protection resistor (RTP) in series with the battery supply and the VBB pin protects the device from power transients and ESD events greater than 43V (see Figure 1-12). The maximum value for the RTP protection resistor depends on two parameters: the minimum voltage the part will start at, and the impacts of this RTP resistor on the VBB value, thus on the Bus recessive level and slopes.

This leads to a set of three equations to fulfill.

Equation 1-2 provides a max RTP value according to the minimum battery voltage the user wants the part to start at.

Equation 1-3 provides a max RTP value according to the maximum error on the recessive level thus VBB since the part uses VBB as the reference value for the recessive level.

Equation 1-4 provides a max RTP value according to the maximum relative variation the user can accept on the slope when IREG varies.

Since both Equation 1-2 and Equation 1-3 must be fulfilled, the maximum allowed value for RTP is thus the smaller of the two values found when solving Equation 1-2 and Equation 1-3.

Usually Equation 1-2 gives the higher constraint (smaller value) for RTP as shown in the following example where VBATmin is 8V.

However, the user needs to check that the value found with Equation 1-2 also fulfills Equation 1-3 and Equation 1-4.

While this protection is optional, it should be considered as good engineering practice.

EQUATION 1-2:

$$R_{TP} \leq \frac{V_{BATmin} - 5.5V}{250mA}$$

$$5.5V = V_{OFF} + 1.0V$$

250 mA is the peak current at power-on when VBB =5.5V

Assume VBATMIN = 8V. Equation 1-2 shows 10Ω .

EQUATION 1-3:

$$R_{TP} \leq \frac{\Delta V_{RECESSIVE}}{I_{REGMAX}}$$

Where:

ΔVRECESSIVE = Maximum variation tolerated on the recessive level

Assume ΔV RECCESSIVE = 1V and IREGMAX = 50 mA Equation 1-3 shows 20Ω .

EQUATION 1-4:

$$R_{TP} \leq \frac{\Delta Slope \times (V_{BATMIN} - IV)}{I_{REGMAX}}$$

Where:

ΔSlope = Maximum variation tolerated on the slope level

IREGMAX = Maximum current the current will provide to the load

VBATMIN > VOFF + 1.0V

Assume $\Delta Slope = 15\%$, VBATMIN = 8V and IREGMAX = 50 mA. Equation 1-3 shows 20Ω .

1.6.3 CBAT CAPACITOR

Selecting CBAT = 10 x CREG is recommended. However, this leads to a high-value capacitor. Lower values for CBAT capacitor can be used with respect to some rules. In any case, the voltage at the VBB pin should remain above VOFF when the device is turned on.

The current peak at start-up (due to the fast charge of the CREG and CBAT capacitors) may induce a significant drop on the VBB pin. This drop is proportional to the impedance of the VBAT connection (see Figure 1-12).

The VBAT connection is mainly inductive and resistive. Therefore, it can be modeled as a resistor (RTOT) in series with an inductor (L). RTOT and L can be measured.

The following formula gives an indication of the minimum value of CBAT using RTOT and L:

EQUATION 1-5:

$$\frac{C_{BAT}}{C_{REG}} = \sqrt{\frac{100L^2 + R_{TOT}^2}{1 + L^2 + \frac{R_{TOT}^2}{100}}}$$

Where:

L = Inductor (measured in mH)

RTOT = RLINE + RTP (measured in Ω)

Equation 1-5 allows lower CBAT/CREG values than the 10x ratio we recommend.

Assume that we have a good quality VBAT connection with RTOT = 0.1Ω and L = 0.1 mH.

Solving the equation gives CBAT/CREG = 1.


If we increase RTOT up to 1Ω , the result becomes CBAT/CREG = 1.4. However, if the connection is highly resistive or highly inductive (poor connection), the CBAT/CREG ratio greatly increases.

TABLE 1-5: CBAT/CREG RATIO BY VBAT CONNECTION TYPE

Connection Type	Rтот	L	CBAT/CREG Ratio
Good	0.1Ω	0.1 mH	1
Typical	1Ω	0.1 mH	1.4
Highly inductive	0.1Ω	1 mH	7
Highly resistive	10Ω	0.1 mH	7


Figure 1-11 shows the minimum recommended CBAT/CREG ratio as a function of the impedance of the VBAT connection.

FIGURE 1-11: MINIMUM
RECOMMENDED
CBAT/CREG RATIO




1.7 Typical Applications

FIGURE 1-12: TYPICAL APPLICATION CIRCUIT



Note 1: CREG, the load capacitor, should be ceramic or tantalum rated for extended temperatures, $1.0\text{-}22~\mu\text{F}$. See Figure 2-1 for selecting the correct ESR.

- 2: CBAT is the filter capacitor for the external voltage supply. It's typically 10 · CREG, with no ESR restriction. See Figure 1-11 to select the minimum recommended value for CBAT. The RTP value is added to the line resistance.
- 3: This diode is only needed if CS/LWAKE is connected to VBAT supply.
- 4: ESD protection diode.
- 5: This component is for additional load dump protection.
- **6:** An external 10 k Ω resistor is recommended for some applications.



1.8

The following should be considered when the MCP2050 is connected to pins supporting in-circuit programming:

ICSP™ Considerations

- Power used for programming the microcontroller can be supplied from the programmer, or from the MCP2050.
- The voltage on the VREG pin should not exceed the maximum value of VREG as shown in Section 2.3, DC Specifications.

2.0 ELECTRICAL CHARACTERISTICS

2.1 Absolute Maximum Ratings†

VIN DC Voltage on RxD, and RESET	0.3V to VREG + 0.3
VIN DC Voltage on TxD, CS/LWAKE, FAULT/TxE	0.3 to + 40V
VBB Battery Voltage, continuous, non-operating (Note 1)	0.3 to + 40V
VBB Battery Voltage, non-operating (LIN bus recessive, no regulator load, t < 60s) (Note 2)	0.3 to + 43V
VBB Battery Voltage, transient ISO 7637 Test 1	100V
VBB Battery Voltage, transient ISO 7637 Test 2a	+75V
VBB Battery Voltage, transient ISO 7637 Test 3a	150V
VBB Battery Voltage, transient ISO 7637 Test 3b	+100V
VLBUS Bus Voltage, continuous	18 to + 30V
VLBUS Bus Voltage, transient (Note 3)	27 to + 43V
ILBUS Bus Short-Circuit Current Limit	200 mA
ESD protection on LIN, VBB (IEC 61000-4-2) (Note 4)	±15 KV
ESD protection on LIN, VBB (Human Body Model) (Note 5)	±8 KV
ESD protection on all other pins (Human Body Model) (Note 5)	±4 KV
ESD protection on all pins (Charge Device Model) (Note 6)	±1500V
ESD protection on all pins (Machine Model) (Note 7)	±200V
Maximum Junction Temperature	150°C
Storage Temperature	65 to + 150°C

† NOTICE: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- Note 1: LIN 2.x compliant specification.
 - 2: SAE J2602-2 compliant specification.
 - **3:** ISO 7637/1 load dump compliant (t < 500 ms).
 - 4: According to IEC 61000-4-2, 330 ohm, 150 pF and Tranceiver EMC Test Specifications [2] to [4]
 - 5: According to AEC-Q100-002/JESD22-A114
 - 6: According to AEC-Q100-011B
 - **7:** According to AEC-Q100-003/JESD22-A115

2.2 Nomenclature used in this document

Some terms and names used in this data sheet deviate from those referred to in the LIN specifications. Equivalent values are shown below.

LIN 2.1 Name	Term used in the following tables	Definition
VBAT	not used	ECU operating voltage
Vsup	VBB	Supply voltage at device pin
VBUS_LIM	Isc	Current Limit of Driver
VBUSREC	Vih(LBUS)	Recessive state
VBUSDOM	VIL(LBUS)	Dominant state

2.3 DC Specifications

DC Specifications	Electrical Characteristics: Unless otherwise indicated, all limits are specified for: VBB = 6.0V to 18.0V, TA = -40°C to +125°C CREG = 10 μF					
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions
Power						
VBB Quiescent Operating Current	IBBQ	_	_	200	μA	IOUT = 0 mA, LBUS recessive VREG = 5.0V
			_	200	μA	IOUT = 0 mA, LBUS recessive VREG = 3.3V
VBB Quiescent Operating Current with Watchdog Enabled	IBBQWDT	_	_	250	μA	IOUT = 0 mA, LBUS recessive VREG = 5.0V
				250		IOUT = 0 mA, LBUS recessive VREG = 3.3V
VBB READY Current	IBBRD	_	_	100	μA	IOUT = 0 mA, LBUS recessive VREG = 5.0V
		_	_	100	μA	IOUT = 0 mA, LBUS recessive VREG = 3.3V
VBB Ready Current WWDT Enabled	IBBRDWDT	_	_	150	μА	With voltage regulator on, transmitter off, receiver on, FAULT/TXE = VIL, CS = VIH, VREG = 5.0V
				150		With voltage regulator on, transmitter off, receiver on, FAULT/TXE = VIL, CS = VIH, VREG = 3.3V
VBB Transmitter-Off Current with Watchdog Disabled	Іввто	_	_	100	μА	With voltage regulator on, transmitter off, receiver on, FAULT/TXE = VIL, CS = VIH, VREG = 5.0V
		_	_	100	μA	With voltage regulator on, transmitter off, receiver on, FAULT/TXE = VIL, CS = VIH, VREG = 3.3V
VBB Power-Down Current	IBBPD	_	4.5	8	μA	With voltage regulator powered-off, receiver on and transmitter off, FAULT/TXE = VIH, TXD = VIH, CS = VIL)
VBB Current with Vss Floating	IBBNOGND	-1	_	1	mA	VBB = 12V, GND to VBB, VLIN = 0-18V

- **Note 1:** Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω , Tx = 0, VLBUS = VBB).
 - 2: Characterized, not 100% tested.
 - **3:** In Power-Down mode, normal LIN recessive/dominant threshold is disabled; VWK(LBUS) is used to detect bus activities.

2.3 DC Specifications (Continued)

DC Specifications	Electrical Characteristics: Unless otherwise indicated, all limits are specified for: VBB = 6.0V to 18.0V, TA = -40°C to +125°C CREG = 10 µF						
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions	
Microcontroller Interface							
High-Level Input Voltage (TXD, FAULT/TXE, WWDTTRIG)	VIH	2.0	_	VREG +0.3	V		
Low-Level Input Voltage (TXD, FAULT/TXE, WWDTTRIG)	VIL	-0.3		0.8	V		
High-Level Input Current (TXD, FAULT/TXE, WWDTTRIG)	ІІН	-2.5		0.4	μА	Input voltage = 4.0V. ~800 kΩ internal adaptive pull-up	
Low-Level Input Current (TXD, FAULT/TXE, WWDTTRIG)	lıL	-10		_	μΑ	Input voltage = 0.5V. ~800 kΩ internal adaptive pull-up	
High-Level Input Voltage (CS/LWAKE)	VIH	2.0	_	Vвв	V	Through a current-limiting resistor	
Low-Level Input Voltage (CS/LWAKE)	VIL	-0.3	_	0.8	V		
High-Level Input Current (CS/LWAKE)	ІІН	_	1	8.0	μA	Input voltage = 0.8 VREG ~ 1.3 M Ω internal pulldown to VSS	
Low-Level Input Current (CS/LWAKE)	lıL	_	_	5.0	μA	Input voltage = 0.2VREG ~1.3 MΩ internal pulldown to VSS	
Low-Level Output Voltage (RXD)	VOLRXD	_	_	0.2VREG	V	IOL = 2 mA	
High-Level Output Voltage (RXD)	VOHRXD	0.8VREG		_	V	ЮН = 2 mA	
Low-Level Output Voltage (FAULT/TXE)	Volod	_		1.0	V	IOL = 4 mA	
Low-Level Output Voltage (RESET)	Volrst	_	_	1.0	V	IOL = 4 mA	

Note 1: Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω , Tx = 0, VLBUS = VBB).

^{2:} Characterized, not 100% tested.

^{3:} In Power-Down mode, normal LIN recessive/dominant threshold is disabled; VWK(LBUS) is used to detect bus activities.

2.3 DC Specifications (Continued)

DC Specifications	Unless othe VBB = 6.0V	Electrical Characteristics: Unless otherwise indicated, all limits are specified for: VBB = 6.0V to 18.0V, Ta = -40°C to +125°C CREG = 10 μF					
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions	
Bus Interface							
High-Level Input Voltage	VIH(LBUS)	0.6 VBB	_	_	V	Recessive state	
Low-Level Input Voltage	VIL(LBUS)	-8	_	0.4 VBB	V	Dominant state	
Input Hysteresis	VHYS		_	0.175 Vвв	V	VIH(LBUS) - VIL(LBUS)	
Low-Level Output Current	IOL(LBUS)	40	_	200	mA	Output voltage = 0.1 VBB, VBB = 12V	
Pull-Up Current on Input	IPU(LBUS)	-180	_	-72	μA	~30 kΩ internal pull-up @ VIH (LBUS) = 0.7 VBB, VBB=12V	
Short-Circuit Current Limit	Isc	50	_	200	mA	(Note 1)	
High-Level Output Voltage	Voh(LBUS)	0.8 VBB	_	VBB	V		
Driver Dominant Voltage	V_LOSUP	_	_	1.1	V	VBB = 7.3V, RLOAD = 1000Ω	
Driver Dominant Voltage	V_HISUP	_	_	1.2	V	VBB = 18V, RLOAD = 1000Ω	
Input Leakage Current (at the receiver during dominant bus level)	IBUS_PAS_ DOM	-1	_	_	mA	Driver off, VBUS = 0V, VBB = 12V	
Input Leakage Current (at the receiver during recessive bus level)	IBUS_PAS_ REC	-20	_	20	μA	Driver off, 8V < VBB < 18V 8V < VBUS < 18V VBUS ≥ VBB	
Leakage Current (disconnected from ground)	IBUS_NO_G ND	-10	_	+10	μA	GNDDEVICE = VBB, 0V < VBUS < 18V, VBB = 12V	
Leakage Current (disconnected from VBB)	IBUS_NO_P WR	-10	_	+10	μA	VBB = GND, 0 < VBUS < 18V	
Receiver Center Voltage	VBUS_CNT	0.475 VBB	0.5 VBB	0.525 VBB	V	VBUS_CNT = (VIL (LBUS) + VIH (LBUS))/2	
Slave Termination	RSLAVE	20	30	47	kΩ	(Note 2)	
Capacitance of slave node	CSLAVE			50	pF	(Note 2)	
Wake-Up Voltage Threshold on LIN Bus	V _{WK(LBUS)}		_	3.4	V	Wake up from Power- Down mode (Note 3)	

Note 1: Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω , Tx = 0, VLBUS = VBB).

^{2:} Characterized, not 100% tested.

^{3:} In Power-Down mode, normal LIN recessive/dominant threshold is disabled; VWK(LBUS) is used to detect bus activities.

MCP2050

2.3 DC Specifications (Continued)


DC Specifications	Electrical Characteristics: Unless otherwise indicated, all limits are specified for: $VBB = 6.0V \text{ to } 18.0V, \text{ TA} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ $CREG = 10 \ \mu\text{F}$					
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions
Voltage Regulator – 5.0V						
Output Voltage Range	VREG	4.85	5.00	5.15	V	0 mA < Iout < 70 mA
Line Regulation	ΔVουτ1	_	10	50	mV	IOUT = 1 mA, 6.0V < VBB < 18V
Load Regulation	ΔVουτ2	_	10	50	mV	5 mA < IOUT <70 mA 6.0V < VBB < 12V
Power Supply Ripple Reject	PSRR	_		50	dB	1 VPP @10-20 kHz ILOAD = 20 mA
Output Noise Voltage	eN	_	_	100	μVRMS	10 Hz $-$ 40 MHz CFILTER = 10 μ f, CBP = 0.1 μ f, ILOAD = 20 mA
Shutdown Voltage Threshold	VsD	3.5	_	4.0	V	See Figure 1-10 (Note 2)
Input Voltage to Turn Off Output	Voff	3.9	_	4.5	V	
Input Voltage to Turn On Output	Von	5.25	_	6.0	V	
Voltage Regulator – 3.3V						
Output Voltage	VREG	3.20	3.30	3.40	V	0 mA < Iout < 70 mA
Line Regulation	ΔVουτ1	_	10	50	mV	IOUT = 1 mA, 6.0V < VBB < 18V
Load Regulation	ΔVουτ2	_	10	50	mV	5 mA < IOUT < 70 mA, 6.0V < VBB < 12V
Power Supply Ripple Reject	PSRR	_	_	50	dB	1 VPP @10-20 kHz, ILOAD = 20 mA
Output Noise Voltage	eN	_	_	100	. /√Hz	10 Hz – 40 MHz CFILTER = 10 μf, CBP = 0.1 μf, ILOAD = 20 mA
Shutdown Voltage	VsD	2.5	_	2.7	V	See Figure 1-10 (Note 2)

Note 1: Internal current limited. 2.0 ms maximum recovery time (RLBUS = 0Ω , Tx = 0, VLBUS = VBB).

^{2:} Characterized, not 100% tested.

^{3:} In Power-Down mode, normal LIN recessive/dominant threshold is disabled; VWK(LBUS) is used to detect bus activities.





Note 1: The graph shows the minimum capacitance after de-rating due to tolerance, temperature and voltage

MCP2050

2.4 AC Specifications

AC CHARACTERISTICS	Electrical Characteristics: Unless otherwise indicated, all limits are specifie $VBB = 6.0V$ to $18.0V$; $TA = -40^{\circ}C$ to $+125^{\circ}C$					
Parameter	Sym.	Min.	Тур.	Max.	Units	Test Conditions
Bus Interface - Constant Slo	pe Time Para	ameters (D	C specific	cations are	e for a VE	BB range of 6.0 to 18.0V)
Slope Rising and Falling Edges	tslope	3.5	_	22.5	μs	7.3V <= VBB <= 18V
Propagation Delay of Transmitter	ttranspd	_		5.0	μs	ttranspd = max (ttranspdr or ttranspdf)
Propagation Delay of Receiver	trecpd	_	l	6.0	μs	trecpd = max (trecpdr or trecpdf)
Symmetry of Propagation Delay of Receiver Rising Edge w.r.t. Falling Edge	trecsym	-2.0	_	2.0	μs	trecsym = max (trecpdf – trecpdr) RRXD 2.4 k Ω to VCC, CRXD 20pF
Symmetry of Propagation Delay of Transmitter Rising Edge w.r.t. Falling Edge	ttranssym	-2.0	_	2.0	μs	ttranspdr) = max (ttranspdf - ttranspdr)
Bus Dominant Time-Out Time	t _{TO(LIN)}	_	25	_	mS	
Time to Sample of FAULT/TXE for Bus Conflict Reporting	tfault	_	_	32.5	μs	tFAULT = max (tTRANSPD + tSLOPE + tRECPD)
Duty Cycle 1 @ 20.0 kbit/sec		0.396		_	%tвіт	CBUS;RBUS conditions: 1 nF; 1 kΩ 6.8 nF; 660Ω 10 nF; 500Ω THREC(MAX) = 0.744 x VBB, THDOM(MAX) = 0.581 x VBB, VBB = 7.0V - 18V; tBIT = 50 μs. D1 = tBUS_REC(MIN) / 2 x tBIT)
Duty Cycle 2 @ 20.0 kbit/sec			_	0.581	%tвіт	CBUS;RBUS conditions: 1 nF; 1 kΩ 6.8 nF; 660Ω 10 nF; 500Ω THREC(MAX) = 0.284 x VBB, THDOM(MAX) = 0.422 x VBB, VBB = 7.6V - 18V; tBIT = 50 μS. D2 = tBUS_REC(MAX) / 2 x tBIT)
Duty Cycle 3 @ 10.4 kbit/sec		0.417	_	_	%tвіт	CBUS;RBUS conditions: 1 nF; 1 kΩ 6.8 nF; 660Ω 10 nF; 500Ω THREC(MAX) = 0.778 x VBB, THDOM(MAX) = 0.616 x VBB, VBB = $7.0V - 18V$; tBIT = $96 \mu s$. D3 = tBUS_REC(MIN) / 2 x tBIT)
Duty Cycle 4 @ 10.4 kbit/sec		_	_	0.590	%tвіт	CBUS;RBUS conditions: 1 nF; 1 kΩ 6.8 nF; 660Ω 10 nF; 500Ω THREC(MAX) = 0.251 x VBB, THDOM(MAX) = 0.389 x VBB, VBB = 7.6V - 18V; tBIT = 96 μs. D4 = tBUS_REC(MAX) / 2 x tBIT)

2.4 AC Specifications (Continued)

AC CHARACTERISTICS	Electrical Characteristics: Unless otherwise indicated, all limits are specified for VBB = 6.0V to 18.0V; TA = -40°C to +125°C					
Parameter	Sym.	Min.	Тур.	Max.	Units	Test Conditions
Voltage Regulator						
Bus Activity Debounce time	t _{BDB}	30	80	250	μs	
Bus Activity to Voltage Regulator Enabled	t _{BACTIVE}	35	_	200	μs	
Voltage Regulator Enabled to Ready	t _{VEVR}	300	_	1200	μs	(Note 1)
Chip Select to Ready Mode	tcsr	_	_	230	μs	
Chip Select to Power-Down	tcspd	_	_	300	μs	(Note 2)
Short-Circuit to Shutdown	tshutdown	20	_	100	μs	
RESET Timing						
VREG OK detect to RESET inactive	tRPU	_	_	60.0	μs	
VREG not OK detect to RESET active	tRPD	_	_	60.0	μs	
WWDT						
Reset Pulse Length	twdrst	_	150	_	μs	-40/+100%
Power-Up Watchdog Window Length	tPOWERUP	_	27.2	_	ms	±15% RWWDTSELECT = 33 kΩ (Note 2, Note 3)
Watchdog Window Length	twlength	5.95	7	8.05	ms	$\pm 15\%$ RWWDTSELECT = 33 kΩ (Note 4, Note 5)
		102	120	138	ms	$\pm 15\%$ RWWDTSELECT = 680 kΩ (Note 4, Note 5)

- **Note 1:** Time depends on external capacitance and load. Test condition: CREG = 4.7uF, no resistor load.
 - 2: Characterized, not 100% tested.
 - 3: $tPOWERUP = 0.8 \text{ ms} \times (RWWDTSELECT+1); R in k\Omega.$
 - 4: $tWLENGTH = (0.175 \text{ ms} \times RWWDTSELECT) + 1.2 \pm 15\%$; R in $k\Omega$.
 - **5:** Characterized; tested for RWWDTSELECT = 33 kΩ and 680 kΩ

2.5 Thermal Specifications

Parameter	Symbol	Тур	Max	Units	Test Conditions				
Recovery Temperature	θRECOVERY	+140	_	°C					
Shutdown Temperature	θSHUTDOWN	+150	_	°C					
Short Circuit Recovery Time	ttherm	1.5	5.0	ms					
Thermal Package Resistances	Thermal Package Resistances								
Thermal Resistance, 14L-PDIP	θJA	70	_	°C/W					
Thermal Resistance, 14L-SOIC	θЈА	90.8	_	°C/W					
Thermal Resistance, 20L-QFN	θЈА	44.6	_	°C/W					

Note 1: The maximum power dissipation is a function of TJMAX, Θ JA and ambient temperature T_A . The maximum allowable power dissipation at an ambient temperature is PD = (TJMAX - TA) Θ JA. If this dissipation is exceeded, the die temperature will rise above 150°C and the MCP2050 will go into thermal shutdown.

2.6 Typical Performance Curves

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, VBB = 6.0V to 18.0V; TA = -40°C to +125°C




FIGURE 2-2: Typical IBBQ vs. Temperature – 5.0V.




FIGURE 2-3: Typical IBBTO vs. Temperature – 5.0V.




FIGURE 2-4: Typical IPD vs. Temperature – 5.0V.




FIGURE 2-5: Typical IBBQ vs. Temperature – 3.3V.




FIGURE 2-6: Typical IBBTO vs. Temperature – 3.3V.




FIGURE 2-7: Typical IPD vs. Temperature – 3.3V.




FIGURE 2-8: 5.0 VREG vs. IREG at VBB = 12V.




FIGURE 2-9: 3.3V VREG vs. IREG at VBB = 12V.

2.7 Timing Diagrams and Specifications

FIGURE 2-10: BUS TIMING DIAGRAM






FIGURE 2-11: REGULATOR BUS WAKE TIMING DIAGRAM







3.0 PACKAGING INFORMATION


3.1 Package Marking Information









14-Lead SOIC (.150")






20-Lead QFN (5x5x0.9 mm)



Example



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code

e3 Pb-free JEDEC® designator for Matte Tin (Sn)


This package is Pb-free. The Pb-free JEDEC designator (@3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES		
Dimension	Dimension Limits		NOM	MAX
Number of Pins	N		14	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	_	_	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	_	_
Shoulder to Shoulder Width	Е	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.735	.750	.775
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	_	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-065C Sheet 1 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limi		MIN	NOM	MAX
Number of Pins	N		14	
Pitch	е		1.27 BSC	
Overall Height	Α	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	Е	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	8.65 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.10 - 0.25		
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	_	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065C Sheet 2 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С		5.40		
Contact Pad Width	Х			0.60	
Contact Pad Length	Υ			1.50	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	3.90			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065A

20-Lead Plastic Quad Flat, No Lead Package (MQ) - 5x5x0.9 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S	
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		20		
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	Е	5.00 BSC			
Exposed Pad Width	E2	3.15 3.25 3.35			
Overall Length	D	5.00 BSC			
Exposed Pad Length	D2	3.15	3.25	3.35	
Contact Width	b	0.25 0.30 0.35			
Contact Length	L	0.35 0.40 0.45			
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-139B

20-Lead Plastic Quad Flat, No Lead Package (MQ) - 5x5 mm Body [QFN] With 0.40mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е	E 0.65 BSC		
Optional Center Pad Width	W2			3.35
Optional Center Pad Length	T2			3.35
Contact Pad Spacing	C1	4.50		
Contact Pad Spacing	C2		4.50	
Contact Pad Width (X20)	X1			0.40
Contact Pad Length (X20)	Y1			0.55
Distance Between Pads	G	0.20		·

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2139A

PRODUCT IDENTIFICATION SYSTEM

 $\underline{\text{To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.}\\$

PART NO.	<u>[X]</u> ⁽¹⁾	<u>–X</u>	<u>/xx</u>	E	xamples	:	
Device	 Tape and Reel Option	 Temperature Range	 Package	a)	MCP20	50-330E/P:	3.3V, Extended Temperature, 14-LD PDIP Package
Device:	MCD2050. LIN Trans	encirer with Valtage	Dogulator	b)	MCP20	50-330E/MQ:	3.3V, Extended Temperature, 20-LD QFN Package
Device:	MCP2050T: LIN Trans	sceiver with Voltage sceiver with Voltage d Reel) (SOIC and C	Regulator	c)	MCP20	50T-330E/MQ:	Tape and Reel, 3.3V, Extended Temperature, 20-LD QFN Package
Tape and Reel Option:	Blank = Standard pa T = Tape and Re	ckaging (tube or tray	y)	d)	MCP20	50-330E/SL:	3.3V, Extended Temperature, 14-LD SOIC Package
Temperature	E = -40°C to +125°			e)	MCP20	50T-330E/SL:	Tape and Reel, 3.3V, Extended Temperature, 14-LD SOIC Package
Range:	E = -40 C (0 + 125)	U		f)		50-500E/P:	5.0V, Extended Tempera- ture, 14-LD PDIP Package
Package:	MQ = 20-Lead Plastic		d Package –	(g)		50-500E/MQ:	5.0V, Extended Tempera- ture, 20-LD QFN Package
		Dual In-Line – 300	, ,	h)	MCP20	50T-500E/MQ:	Tape and Reel, 5.0V, Extended Temperature, 20-LD QFN Package
	SL = 14-Lead Plastic (SOIC)	: Small Outline – Na	rrow, 3.90 mm Body	i)	MCP20	50-500E/SL:	5.0V, Extended Tempera- ture, 14-LD SOIC Package
				J j)	MCP20	50T-500E/SL:	Tape and Reel, 5.0V, Extended Temperature, 14-LD SOIC package
					Note 1:	catalog part nu fier is used for printed on the c your Microchip	identifier only appears in the mber description. This identi- ordering purposes and is not device package. Check with Sales Office for package the Tape and Reel option.

APPENDIX A: REVISION HISTORY

Revision D (September 2014)

The following is the list of modifications:

- Added Exposed Thermal Pad pin on QFN and in Section 1.3, Pin Descriptions.
- 2. Updated Figure 1-7.
- 3. Added note in Figure 2-1.
- Added AC parameter for WWDT in Section 2.4, AC Specifications.
- Created new Section 2.6, Typical Performance Curves.
- 6. Fixed minor typographical errors.

Revision C (August 2012)

The following is the list of modifications:

Removed two notes in Section 2.4 "AC Specifications".

Revision B (April 2012)

The following is the list of modifications:

- 1. Corrected a label in Figure 1-12.
- 2. Corrected a label in Figure 1-13.
- 3. Updated the Product Identification System page.

Revision A (March 2012)

Original release of this document.

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoQ, KEELoQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC³² logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2012-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-639-7

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102 **Thailand - Bangkok**

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829
France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Pforzheim Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/25/14