

111 Corning Rd, Suite 116 • Cary, NC 27518

LCD087-050CTL1ARNTTR4.0

4.97" FHD High Bright Wide Gamut

w/PCAP

1080\*1920

Table of Contents	
Revision History	.0
Document Revision	
Hardware Revision4	
General Specifications	
Block Diagram	
Pin Out-LCD7	
Pin Out – PCAP	
Absolute Max Ratings – LCD	
Absolute Max Ratings – PCAP	
Electrical Characteristics - LCD	
Electrical Characteristics – PCAP	
Backlight Specifications	
Timing Specifications - LCD	
Timing Specifications – PCAP	
ID Register Bit Definitions	
MIPI Init	
EDID Parameters	
Optical Characteristics	
Packaging	
Quality & Inspection Criteria21	
Terminologies:	
Inspection Conditions	
Acceptance Criteria Table:	
Appendix 1: Drawing	

3

# **Revision History**

### **Document Revision**

01/28/2020R2.0Updated to CSOT cell with all properties. Datasheet document revision alignment.3/11/2020R2.1Updated drawing1/5/2021R3.0DDIC changed to FT8736 and MIPI sequence reduced, packaging	Date	Version #	Description
01/28/2020R2.0Updated to CSOT cell with all properties. Datasheet document revision alignment.3/11/2020R2.1Updated drawing1/5/2021R3.0DDIC changed to FT8736 and MIPI sequence reduced, packaging specified. Drawing added as high-resolution appendix. ID and MI INIT sections added. Optical coordinates updated. 3 point uniformity specified.9/7/2021R4.0Revised spec for LTS cell. Drawing, Optical, ID field, diagrams updated.	12/20/2018	R1.0	Preliminary Release
3/11/2020R2.1Updated drawing1/5/2021R3.0DDIC changed to FT8736 and MIPI sequence reduced, packaging specified. Drawing added as high-resolution appendix. ID and MI INIT sections added. Optical coordinates updated. 3 point uniformity specified.9/7/2021R4.0Revised spec for LTS cell. Drawing, Optical, ID field, diagrams updated.	4/03/2019	R1.2	Updated Sections: Optical Characteristics, Reliability and Drawing
1/5/2021R3.0DDIC changed to FT8736 and MIPI sequence reduced, packaging specified. Drawing added as high-resolution appendix. ID and MI INIT sections added. Optical coordinates updated. 3 point uniformity specified.9/7/2021R4.0Revised spec for LTS cell. Drawing, Optical, ID field, diagrams updated.	01/28/2020	R2.0	
specified. Drawing added as high-resolution appendix. ID and MI INIT sections added. Optical coordinates updated. 3 point uniformity specified.9/7/2021R4.0Revised spec for LTS cell. Drawing, Optical, ID field, diagrams updated.	3/11/2020	R2.1	Updated drawing
updated.	1/5/2021	R3.0	
11/17/2021 R4.1 Update Chromaticity typical value and MIPI initial commands.	9/7/2021	R4.0	
	11/17/2021	R4.1	Update Chromaticity typical value and MIPI initial commands.
Lecu,		chin	

### Hardware Revision

12/20/2010	Version #	Description
12/20/2018	R0.1	Production sample
3/27/2019	R1.0	Production Release
01/28/2020	R2.0	Updated from Sharp to CSOT glass cell.
3/11/2020	R2.1	Changed CG from 1.1 to 0.7mm
1/5/2021	R3.0	DDIC changed to FT8736
9/7/2021	R4.0	HW update for LTS cell.
		51003

# **General Specifications**

Item	Specification	Unit
Outline Dimensions	75.88 (W) X 119.47(L) X 4.20(H)	mm
Display Size	4.97	inches
Active Area	61.88 X 110.02	mm
Sub Pixel Pitch	19.1 X 57.3	um
Number of Dots	1080 X 1920	
LCD Type	IPS 16.7M Display Color by 8bit	-
Backlight Type	LED Wide Gamut	-
Viewing Direction	Free	-
Touch Panel	PCAP FT5446U	-
Luminance	2000	cd/m^2
Interface	MIPI – Himax HX8399-C	-
Surface Treatment	Cover Lens w/AR	-
Operating	-20 to 70	°C
omeci	•	

# **Block Diagram**



# Pin Out-LCD

Recommended mating connector Panasonic AYF333135

Number	Symbol	I/O	Description
1	LEDA1	Р	LED anode
2	LEDA2	Р	LED anode
3	LEDK1	Р	LED cathode
4	LEDK2	Р	LED cathode
5	NC	-	No Connection
6	GND	Р	Ground
7	TE	0	Tear Enable effect pin
8	NC		No connection
9	IOVCC	P	Power supply (1.8V)
10	AVDD	Р	Positive analog supply voltage
11	AVEE	P	Negative analog supply voltage
12	LEDPWM	0	LED PWM signal
13	RESET	Ι	Reset in pin (Active low)
14	GND (LCD ID0)	Р	GND (Customer ID pin)
15	IOVCC (LCD ID1)	Р	IOVCC (Customer ID pin)
16	GND	Р	Ground
17	MIPI_2P	Ι	Positive MIPI data
18	MIPI_2N	I	Negative MIPI data
19	GND	Р	Ground

20   MIPL1P   I   Positive MIPI data     21   MIPL1N   I   Negative MIPI data     22   GND   P   Ground     23   MIPLCLKP   I   Positive MIPI clock     24   MIPLCLKN   I   Negative MIPI clock     25   GND   P   Ground     26   MIPL0P   I   Positive MIPI data     27   MIPL0N   I   Negative MIPI data     28   GND   P   Ground     29   MIPL3N   I   Negative MIPI data     30   MIPL3N   I   Negative MIPI data     31   GND   P   Ground	Image: Construction of the second of the					
22GNDPGround23MIPI_CLKPIPositive MIPI clock24MIPI_CLKNINegative MIPI clock25GNDPGround26MIPI_OPIPositive MIPI data27MIPI_ONINegative MIPI data28GNDPGround29MIPI_3PIPositive MIPI data30MIPI_3NINegative MIPI data31GNDPGround	Image: 22GNDPGroundImage: 23MIPI_CLKPIPositive MIPI clockImage: 24MIPI_CLKNINegative MIPI clockImage: 25GNDPGroundImage: 26MIPI_0PIPositive MIPI dataImage: 27MIPI_0NINegative MIPI dataImage: 28GNDPGroundImage: 29MIPI_3PIPositive MIPI dataImage: 30MIPI_3NINegative MIPI dataImage: 31GNDPGround		20	MIPI_1P	Ι	Positive MIPI data
23MIPI_CLKPIPositive MIPI clock24MIPI_CLKNINegative MIPI clock25GNDPGround26MIPI_0PIPositive MIPI data27MIPI_0NINegative MIPI data28GNDPGround29MIPI_3PIPositive MIPI data30MIPI_3NINegative MIPI data31GNDPGround	23   MIPL_CLKP   I   Positive MIPI clock     24   MIPL_CLKN   I   Negative MIPI clock     25   GND   P   Ground     26   MIPL_OP   I   Positive MIPI data     27   MIPL_ON   I   Negative MIPI data     28   GND   P   Ground     29   MIPL_3P   I   Positive MIPI data     30   MIPL_3N   I   Negative MIPI data     31   GND   P   Ground	-	21	MIPI_1N	Ι	Negative MIPI data
24   MIPI_CLKN   I   Negative MIPI clock     25   GND   P   Ground     26   MIPI_0P   I   Positive MIPI data     27   MIPI_0N   I   Negative MIPI data     28   GND   P   Ground     29   MIPI_3P   I   Positive MIPI data     30   MIPI_3N   I   Negative MIPI data     31   GND   P   Ground	24   MIPI_CLKN   I   Negative MIPI clock     25   GND   P   Ground     26   MIPI_OP   I   Positive MIPI data     27   MIPI_ON   I   Negative MIPI data     28   GND   P   Ground     29   MIPI_3P   I   Positive MIPI data     30   MIPI_3N   I   Negative MIPI data     31   GND   P   Ground	_	22	GND	Р	Ground
25GNDPGround26MIPI_0PIPositive MIPI data27MIPI_0NINegative MIPI data28GNDPGround29MIPI_3PIPositive MIPI data30MIPI_3NINegative MIPI data31GNDPGround	25GNDPGround26MIPLOPIPositive MIPL data27MIPLONINegative MIPL data28GNDPGround29MIPL3PIPositive MIPL data30MIPL3NINegative MIPL data31GNDPGround	-	23	MIPI_CLKP	Ι	Positive MIPI clock
26MIPI_OPIPositive MIPI data27MIPI_ONINegative MIPI data28GNDPGround29MIPI_3PIPositive MIPI data30MIPI_3NINegative MIPI data31GNDPGround	26MIPLOPIPositive MIPI data27MIPLONINegative MIPI data28GNDPGround29MIPL3PIPositive MIPI data30MIPL3NINegative MIPI data31GNDPGround	-	24	MIPI_CLKN	Ι	Negative MIPI clock
27MIPI_ONINegative MIPI data28GNDPGround29MIPI_3PIPositive MIPI data30MIPI_3NINegative MIPI data31GNDPGround	27   MIPLON   I   Negative MIPI data     28   GND   P   Ground     29   MIPL3P   I   Positive MIPI data     30   MIPL3N   I   Negative MIPI data     31   GND   P   Ground	-	25	GND	Р	Ground
28GNDPGround29MIPI_3PIPositive MIPI data30MIPI_3NINegative MIPI data31GNDPGround	28 GND P Ground   29 MIPI_3P I Positive MIPI data   30 MIPI_3N I Negative MIPI data   31 GND P Ground	-	26	MIPI_0P	Ι	Positive MIPI data
29 MIPI_3P I Positive MIPI data   30 MIPI_3N I Negative MIPI data   31 GND P Ground	29 MIPL_3P I Positive MIPI data   30 MIPL_3N I Negative MIPI data   31 GND P Ground	-	27	MIPI_ON	Ι	Negative MIPI data
30 MIPI_3N I Negative MIPI data   31 GND P Ground	30 MIPL_3N I Negative MIPI data   31 GND P Ground	_	28	GND	Р	Ground
31 GND P Ground	31 GND P Ground	_	29	MIPI_3P	Ι	Positive MIPI data
		-	30	MIPI_3N	Ι	Negative MIPI data
	Rechinology	_	31	GND	Р	Ground
	Kech!				202	
				chi		
			-0			
		'n,				
incoln	incorr					
incoln	incoli		www.linc	colntechsolutions.com		

# Pin Out – PCAP

Recommended matir	ng connector Hirose FH34S	RJ-8S-0.5SH (	(50)
Number	Symbol	I/O	Description
1	RST	Ι	Reset signal (1.8V)
2	VDD	р	Power Supply (3.3V)
3	INT	0	Interrupt out (1.8V)
4	SDA	I/O	Serial Data (1.8V)
5	SCL	Ι	Serial Clock (1.8V)
6	NC	-	NC
7	GND	Р	Ground
8	GND	Р	Ground

\*IO must be externally configured to run at 1.8V

# Absolute Max Ratings – LCD

Absolute Max Ratings – LC		5	
Item	Symbol	Value	Unit
Power Supply Voltage for Logic	IOVCC	-0.3 - 3.6	V
Power for Analog Negative	VSN	0 ~ -6.6	V
Power for Analog Positive	VSP	-0.3 ~ +6.6	V
Operating Temperature	Topr	-20 to 70	°C
Storage Temperature	Tstg	-30 to 80	°C

# Absolute Max Ratings – PCAP

Item	Symbol	Value	Unit
Operating Voltage	VDD	2.7 – 3.6	V
I/O Supply Voltage	IOVDD	1.71 – 3.6	v

# **Electrical Characteristics - LCD**

Item	Symbol	Min	Тур	Max	Unit	Test Conditio
Operating Voltage	IOVCC	1.65	1.8	3.3	V	-
Voltage for Analog Negative	VSN	-6.0	-5.5	-4.8	V	-
Voltage for Analog Positive	VSP	4.8	5.5	6.0	V	-
Supply Current	IDD(IOVCC)	- (	7	-	mA	Ta = 25 °C
Supply Current	IDD(VSN)	5	10	-	mA	Ta = 25 °C
Supply Current	IDD(VSP)	<u> </u>	37	-	mA	Ta = 25 °C
	Vih	0.7IOVCC	-	IOVCC	V	-
Input Voltage	Vil	0	-	0.3IOVCC	V	-
Input Leakage Current	Ţi∟	-1.0	-	1.0	μΑ	Vin = IOVCC
ohrec						

# **Electrical Characteristics – PCAP**

Operating Voltage     VDD     -     2.8     3.3     V     -       I/O Supply Voltage     IOVDD     -     1.8     3.3     V     -       Supply Current (active)     IDD(VDD)     -     9.8     -     mA     Ta = 25 °C       Input Voltage     Vih     0.7*IOVDD     -     IOVDD     V     -       Output Voltage     Vih     -0.3     -     0.3*IOVDD     V     -       Output Voltage     Voh     0.7*IOVDD     -     0.3*IOVDD     V     -       Output Voltage     Voh     0.7*IOVDD     -     0.3*IOVDD     V     -       I/O Leakage Current     Ili     -1     1     µ A     -	Item	Symbol	Min	Тур	Мах	Unit	Test Condition
Supply Current (active)     IDD(VDD)     -     9.8     -     mA     Ta = 25 °C       Input Voltage     Vih     0.7*IOVDD     -     IOVDD     V     -       Vil     -0.3     -     0.3*IOVDD     V     -       Output Voltage     Voh     0.7*IOVDD     -     V     -	Operating Voltage	VDD	-	2.8	3.3	V	- ()
Input VoltageVih0.7*IOVDD-IOVDDV-Vil-0.3-0.3*IOVDDV-Output VoltageVoh0.7*IOVDD-V-Vol0.3*IOVDDV-	I/O Supply Voltage	IOVDD	-	1.8	3.3	V	201
Input Voltage Vil -0.3 - 0.3*IOVDD V -   Output Voltage Voh 0.7*IOVDD - V -   Vol - - 0.3*IOVDD V -	Supply Current (active)	IDD(VDD)	-	9.8	-	mA	Ta = 25 °C
Output Voltage Voh 0.7*IOVDD - V -   Vol - - 0.3*IOVDD V -	Input Voltage	Vih	0.7*IOVDD	-	IOVDD	v	-
Vol     -     0.3*IOVDD     V     -		Vil	-0.3	-	0.3*IOVDD	V	-
	Output Voltage	Voh	0.7*IOVDD	-	S	V	-
I/O Leakage Current Ili -1 1 μA -		Vol	-	-	0.3*IOVDD	V	-
	I/O Leakage Current	Ili	-1		1	μA	-
		nolc	07				
	, colfr						

# **Backlight Specifications**

Item	Symbol	Min	Тур	Мах	Unit	Test Condition
Supply Voltage	Vf	28.5	30	31.5	V	No.
Supply Current	If	-	160	-	mA	2000 NITS
Backlight Color			Blue	2	0	
Refer to HX8399-C data		_	NITUR .	<b>)</b>		
iming Specific	rations $- PCA$	P 👩	$\mathbf{O}$			
ofor to FT511611 datad	haat					
Refer to FT5446U datas tandardized timings pr		A				
tandardized timings pr SDA				T <sub>LOW</sub>		

٠

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>sclk</sub>	SCL clock frequency	50	100	400	kHz
T <sub>LOW</sub>	SCL clock LOW period	1.3	-	-	us
T <sub>HIGH</sub>	SCL clock HIGH period	0.6	-	-	us
T <sub>su;data</sub>	Data set-up time	100	-	-	ns
T <sub>hd;data</sub>	Data hold time	0	-	0.9	us
T <sub>r</sub>	SCL and SDA rise time	20	-	300	ns
T <sub>f</sub>	SCL and SDA fall time	20	-	300	ns
T <sub>f</sub>	SDA fall time for read out	20	0	1000	ns
C <sub>b</sub>	Capacitive load represented by each bus line	- 10	-	400	pF
T <sub>su;sta</sub>	Setup time for a repeated START	0.6	-	-	us
T <sub>hd;sta</sub>	START condition hold time	0.6	-	-	us
T <sub>SU;STO</sub>	Setup time for STOP condition	0.6	-	-	us
T <sub>sw</sub>	Tolerable spike width on bus	-	-	50	ns
T <sub>BUF</sub>	BUS free time between a STOP and START condition	4.7	-	-	us

milder

# **ID** Register Bit Definitions

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ID1	0	1	1	0	0	0	0	0
	HW ID:	0x60						
ID2	0	0	0	0	0	0	0	0
	LOT ID:	0x00						
ID3	0	0	0	0	0	0	0	0
	COLOR	ID: 0x00						

# **MIPI** Init

The MIPI initialization sequence consists of below commands. This initializes the LCD panel.

DCS\_Long\_Write\_3P(0xB9,0xFF,0x83,0x99);

DCS\_Short\_Write\_1P(0xD2,0x55);

DCS\_Long\_Write\_FIFO(16,0xB1,0x02,0x04,0x70,0x90,0x01,0x32,0x33,0x11,0x11,0x4D,0x57,0x56,0x73,0x02,0x02);

DCS\_Long\_Write\_FIFO(12,0xB2,0x00,0x80,0x80,0xAE,0x0A,0x0E,0x75,0x11,0x00,0x00,0x00);

DCS\_Long\_Write\_FIFO(33,0xD5,0x18,0x18,0x18,0x18,0x21,0x20,0x18,0x18,0x19,0x19,0x19,0x19,0x19,0x18,0x18,0x18,0x03,0x02,0x01,0x00,0x2F,0x2F,0x30,0x30,0x31,0x31,0x18,0x18,0x18,0x18,0x18,0x18,0x18);

DCS\_Long\_Write\_FIFO(33,0xD6,0x18,0x18,0x18,0x18,0x20,0x21,0x19,0x19,0x18,0x18,0x19,0x19,0x18,0x18,0x18,0x18,0x00,0x01,0x02,0x03,0x2F,0x2F,0x2F,0x30,0x30,0x31,0x31,0x18,0x18,0x18,0x18,0x18,0x18,0x18);

DCS\_Long\_Write\_FIFO(9,0xD8,0x0A,0xBE,0xFA,0xA0,0x0A,0xBE,0xFA,0xA0);

DCS\_Short\_Write\_1P(0xBD,0x01);

DCS\_Long\_Write\_FIFO(9,0xD8,0x0F,0xFF,0xFF,0xE0,0x0F,0xFF,0xE0);

DCS\_Short\_Write\_1P(0xBD,0x02);

DCS\_Long\_Write\_FIFO(9,0xD8,0x0F,0xFF,0xFF,0xE0,0x0F,0xFF,0xFF,0xE0);

DCS\_Short\_Write\_1P(0xBD,0x00);

DCS\_Long\_Write\_FIFO(55,0xE0,0x01,0x11,0x1C,0x17,0x39,0x43,0x54,0x51,0x5A,0x64,0x6C,0x74,0x7A,0x83,0x8D,0x92,0x99,0xA4, 0xA9,0xB4,0xAA,0xBA,0xBE,0x63,0x5E,0x69,0x73,0x01,0x11,0x1C,0x17,0x39,0x43,0x54,0x51,0x5A,0x64,0x6C,0x74,0x7A,0x83,0x8 D,0x92,0x99,0xA4,0xA7,0xB2,0xA9,0xBA,0xBE,0x63,0x5E,0x69,0x73); ons

Delay (200);

DCS\_Long\_Write\_2P(0xB6,0x92,0x92);

DCS\_Short\_Write\_1P(0xCC,0x00);

- DCS\_Long\_Write\_4P(0xBF,0x40,0x41,0x50,0x49);
- DCS\_Long\_Write\_2P(0xC6,0xFF,0xF9);
- DCS\_Long\_Write\_2P(0xC0,0x25,0x5A);
- DCS\_Short\_Write\_1P(0x36,0x02);//µ÷ÊÔ¾µÏñ
  - DCS\_Short\_Write\_NP(0x11);
  - Delay (200);
  - DCS\_Short\_Write\_NP(0x29);

Delay (400);

## **EDID** Parameters

Block 1			5
Preferred Timing	) Block		
Pixel Clock:	154.00	Interlaced	
H. Active Pixels:	1080	V. Active Lines:	1920
H. Blank:	204	V. Blank:	79
H. Front Porch:	20	V. Front Porch:	4
H. Sync Width:	6	V. Sync Width:	4
H. Image Size:	708	V. Image Size:	398
H. Border:	0	V. Border:	0
H. Clock: 119.9	4 kHz	V. Clock: 60.00	) <b>Hz</b>
	CVT 1.2	Wizard	

# **Optical Characteristics**

All measurements taken after minimum runtime of 25 minutes.

					Specificatio	on		
Item		Symbol Conditions		Min Typ		Мах	Unit	Note
Response Time		Tr Tf	Ta = 25°C	-	25	-	ms	(1)(4)
Contrast Ratio		CR	Normal Viewing Angle	1000	1200	<u> </u>		(1)(3)(5)
Hor.		Х-		70	80		Deg	(3)(5)
Viewing Angle		X+	CR>10	70	80	5 -	Deg	
Ve	Ver.	Y+	CK>10	70	80	-	Deg	
		Y-		70	80	-	Deg	
	Red	RX			.6737	-	-	
	Reu	Ry	S	0	.3125	-	-	
	Green	GX		-	.2769	-	-	_
Chromaticity		Gy		-	.6938	-	-	
emonutienty	Blue	BX	Ta = 25 °C	-	.1584	-	-	_
		Ву		-	.0739	-	-	
	White	wx	$\mathbf{Q}^{*}$	-	.3241	-	-	
		Wy		-	.3399	-	-	
Luminance		<u>C</u>	Ta = 25 °C	-	2000	-	cd/m2	(1)
	Color Ga	amut Ratio D	CI-P3	-	96	-	%	
	Color Gam	nut Coverage	DCI-P3	-	95	-	%	
Uniformity		U		75	80	-	%	(2)

### Note 1: Measurement setup

The LCD module should be stabilized at a given temperature for 25 minutes to avoid abrupt temperature change during measurement. After temperature saturation measurement should be executed.

Konica Minolta CS-150 w/ Close-Up lens #110

 $\odot$ 

### Note 2: Brightness Uniformity

Brightness uniformity = (Minimum Luminance of 3 points / Max Luminance of 3 points) \* 100

20cm

Center of Screen



### Note 3: Viewing Angle

Definition of viewing angle for Y+/- and X+/- is as follows.



### Note 5: Contrast Ratio

Definition of Contrast Ratio is as follows.

Contrast measurements shall be made at a viewing angle of 0° at the center of the surface.

shnology

CR =

Luminance when displaying White

Luminance when displaying Black

# Packaging



# Quality & Inspection Criteria

### Terminologies:

LCD: Liquid Crystal Display; Each pixel contains three dots of R, G, and B (sub-pixel).

**Bright Dot:** 1 sub-pixel is a dot. Defects should be larger than 1/2 of a sub-pixel. Dots that are not visible through a 5% ND filter or smaller than 1/2 of sub-pixel size will not be counted as a dot defect.



**Dark Dot:** Any single sub-pixel that does not light up in a white screen or another non-black screen is called a dark dot.

R	G	в	R	G	в	R	G	в
R	G	в	R	G	В	R	G	в
R	G	в	R	G	в	R	G	в

Two adjacent dots (horizontal direction): Use the bright dot illustration as an example to demonstrate two horizontal consecutive dots.

R	G	В	R	G	В	R	G	В
R	G	В	R	G	В	R	G	В
R	G	В	R	G	В	R	G	В

Two adjacent dots (vertical direction): Use the bright spot illustration as an example to demonstrate two vertical consecutive dots.



Two adjacent dots (bevel direction): Use the bright spot illustration as an example to demonstrate two consecutive dots in the bevel direction.

		~ (		9					
	R	G	В	R	G	В	R	G	В
S	R	G	В	R	G	В	R	G	В
	R	G	В	R	G	В	R	G	В

Three or more adjacent dots (horizontal): Use the bright spot illustration as an example to demonstrate three or more consecutive horizontal and vertical dots.

R	G	В	R	G	В	R	G	В	R	(	G	В	R	G	В	R	G	В	R
R	G	В	R	G	В	R	G	В	R	(	6	В	R	G	В	R	G	В	
R	G	В	R	G	В	R	G	В	R	(	6	В	R	G	В	R	G	В	
R	G	В	R	G	В	R	G	В	R	(	G	В	R	G	В	R	G	B	
R	G	В	R	G	В	R	G	В	R	(	G	В	R	G	В	R	G	В	
<b>Illust</b> or the	r <b>atio</b> e relat	<b>n of s</b> j ive dis	bacing stance	<b>betw</b> betwe	v <b>een t</b> een th	<b>wo d</b> e Y-a	ots: (l xes of	Distand f the tv	ce is t vo do	he re ts, wl	lativ hiche	e dist ever i	tance is larg	betwe ger)	een th	e X-ax	tes of	the tw	Po dots Distance between the Y-axes of the two dots
R	G	BF	R G	В	R	G	BF	R G	В	R	G	В	R	G	B	R			es c
R	G	BF	R G	В	R	G	BF	R G	В	R	G	В	R	G	В				of the ba
R	G	BF	R G	В	R	G	BF	R G	В	R	G	В	R	G	В			\$	between f the two
R	G	BF	R G	В	R	G	BF	R G	В	R	G	В	R	G	В				ree
R	G	BF	R G	В	R	G	BF	R G	В	R	G	В	R	G	В				on t
									)										the

# Distance between the X-axes of the two dots

### **Functional Test**

The LCD display testing program should display the following screens in order: all red, all green, all blue, all white, all gray, all black.

### **Inspection Requirements**

After booting the system (single illumination), there are no non-display, unlit backlight, dark backlight, blinking, or other abnormal signs, and there are no bright lines, dark lines, or bright rims/leakage of light close to the LCD bezel.

### **Newton's Ring**



Under high temperature and high humidity conditions, uneven deformations caused by heat in different layers of the LCD module will result in the display of an all-white screen. However, this condition can be recovered when temperature is resumed under normal circumstances. A specific determination can be conducted according to the operating conditions and storage conditions defined in the product's technical specifications. Any exception will be negotiated and mutually agreed by both parties. (Ripples are not permitted at fixed locations. For ripples at non-fixed locations, they are OK if they disappear within two seconds.)

### LCD blaze

Uneven internal LCD installation, surface deformation of the LCD polarizer, internal structural interference of the LCD module, damaged LCD backlight plates, and other factors may cause partial fading of color on the LCD display. When observed from a certain incident angle (upper 10°, lower 3°, 40° on both sides), they will appear as white cicatrices, typically about the size of a grain of rice. In serious cases, they accumulate in large patches or stripes, appear in different degrees under various colors (red, blue, green, black, gray, white), and are especially obvious under an all-gray screen. Blazes with diameters  $\geq$  0.5mm are not allowed: for those with diameters under 0.5 mm, 2 are acceptable if the space between them is  $\geq$  15mm. Card chromatic aberration ratio versus ND Filter: 1.0 + 0.3 standard = 5% ND Filer (see definition of Mura).

### Mura

Mura refers to the unevenness and irregularity that is visible in the image. It is difficult for visual inspection to recognize the non-uniform brightness or mura. Mura detection is subjective and therefore doesn't have pass/fail criteria. There are several precautions to take which can avoid mura. Avoid high ambient temperatures around the module, frame warpage and high temperature operation over long periods of time. Utilize screen savers to avoid mura.

### **Inspection Conditions**

Inspection distance should be 35cm  $\pm$  5cm with a FujiFilm ND-LCD 5% filter approximately 5cm from the backlight surface.

Viewing angle: 90° ± 5°.

Room temperature: 23+/- 2°C

Humidity: 60 +/- 10%

Inspection Ambient Illumination: 300-700 LUX





### Acceptance Criteria Table:

There should be no corrosion or cracking, or an uneven coating layer on LCD display surface, and there should be no sign of coagulation, flaking, cracking, or wear. The definition of minor defects and acceptance criteria are shown in the following table:

Item	Size	Unit	Acceptance qty.
	W < 0.05	mm	Ignore
Unfelt scratch visible with	W > .05 and < .10	mm	4
backlight off.	L > .3 and < 3.0	mm	
	W > .10 or L > 3.0		none
	Visible with backlig	ght on	none
Felt scratch		None allowed	
	D < .2	mm	Ignore
	D > .2 and < .5	mm	5
Dent visible with backlight off	Spacing between	nm	
	D > .5	mm	none
Ċ	Visible with backlig	ht on	none
<u>,                                    </u>			
	D < .2	mm	Ignore
	D > .2 and < .5	mm	5
Bubble visible with backlight off	D > .5	mm	none
	Visible with backlig	ht on	none
- COV	W < .05		Ignore

	Size	Unit	Acceptance qty.
		mm	
	W > .05 and < .10		4
Foreign material (line shape) visible with backlight on	L > .3 and < 2.0	mm	<u> </u>
	W > .10 or L > 2.0	mm	none
	D < .2	mm	Ignore
Foreign material (dot shape) visible with backlight on	D> .2 and < .5	mm	5
	D > .5	mm	none
	1 dot	-	4
Bright dot defect(lit)	2 adjacent dots	-	0
	1 dot	-	5
Dark dot defect (not lit)	2 adjacent dots	-	2
Sin	3 adjacent dots	-	0

# 128 Lechnology Solutions Appendix 1: Drawing

