

Click here to ask an associate for production status of specific part numbers.

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

General Description

In the DARWIN family, the MAX32672 is an ultra-lowpower, cost-effective, highly integrated, and highly reliable 32-bit microcontroller enabling designs with complex sensor processing without compromising battery life. It combines a flexible and versatile power management unit with the powerful Arm[®] Cortex[®]-M4 processor with a floatingpoint unit (FPU). The MAX32672 also offers legacy designs an easy and cost-optimal upgrade path from 8- or 16-bit microcontrollers.

The device integrates 1MB of flash and 200KB of SRAM to accommodate application and sensor code. Error correction coding (ECC) is implemented on the entire flash, RAM, and cache to ensure extremely reliable code execution even in the harshest of environments. Brownout detection ensures proper operation during power-down and power-up events and unexpected supply transients. The flash is organized into two equal-size physical banks to allow execute-while-write and facilitate "live upgrades."

Multiple high-speed peripherals such as 3.4MHz I²C, 50MHz SPI, and UART are included to maximize communication bandwidth. In addition, a low-power UART (LPUART) is available for operation in the lowest power sleep modes to facilitate wake-up activity without any loss of data. A total of six timers with I/O capability are provided, including two low-power timers to enable pulse counting, capture/compare, and pulse-width modulation (PWM) generation, even in the lowest power sleep modes. An incremental/quadrature encoder interface with multiple diagnostics is included specifically for motor control applications. A 1Msps, 12-channel, 12-bit successive approximation register (SAR) ADC is integrated for the digitization of analog sensor signals or other analog measurements. Two low-power comparators, available in all low-power modes, allow energy-efficient monitoring and wake-up on external analog signals. An Elliptic Curve Digital Signature Algorithm (ECDSA)-based cryptographic secure bootloader is available in ROM. The device is available in a 5mm x 5mm, 40-pin TQFN-EP or 7mm x 7mm, 56-pin TQFN.

Applications

- Motion/Motor Control, Industrial Sensors
- Optical Communication Modules, Secure Radio Modem Controller
- Battery-Powered Medical Devices

Benefits and Features

- High-Efficiency Microcontroller for Low-Power High-Reliability Devices
 - Arm Cortex-M4 Processor with FPU up to 100MHz
 - 1MB Dual-Bank Flash with Error Correction
 - 200KB SRAM (160KB with ECC Enabled), Optionally Preserved in Lowest Power Modes
 - EEPROM Emulation on Flash
 - 16KB Unified Cache with ECC
 - Resource Protection Unit (RPU) and Memory Protection Unit (MPU)
 - Dual- or Single-Supply Operation, 1.7V to 3.6V
 - Wide Operating Temperature: -40°C to +105°C
- Flexible Clocking Schemes
 - Internal High-Speed 100MHz Oscillator
 - Internal Low-Power 7.3728MHz and Ultra-Low-Power 80kHz Oscillators
 - 16MHz–32MHz Oscillator, 32.768kHz Oscillator (External Crystal Required)
 - External Clock Input for CPU, LPUART, LPTMR
- Power Management Maximizes Uptime for Battery Applications
 - 59.8µA/MHz ACTIVE at 0.9V up to 12MHz (CoreMark[®])
 - 56.6µA/MHz ACTIVE at 1.1V up to 100MHz (While(1))
 - 3.09µA Full Memory Retention Power in BACKUP Mode at V_{DD} = 1.8V
 - 350nA Ultra-Low-Power RTC at V_{DD} = 1.8V
 - Wake from LPUART or LPTMR
- Optimal Peripheral Mix Provides Platform Scalability
 - Up to 42 General-Purpose I/O Pins
 - Up to Three SPI Master/Slave (up to 50Mbps)
 - Up to Three 4-Wire UART
 - Up to Three I²C Master/Slave 3.4Mbps High Speed
 - Up to Four 32-Bit Timers (TMR)
 - Up to Two Low-Power 32-Bit Timers (LPTMR)
 - One I²S Master/Slave for Digital Audio Interface
 - 12-Channel, 12-Bit, 1Msps SAR ADC with On-Die Temperature Sensor
- Security and Integrity
 - Optional ECDSA-Based Cryptographic Secure Bootloader in ROM
 - Secure Cryptographic Accelerator for Elliptic Curve
 - AES-128/192/256 Hardware Acceleration Engine

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. CoreMark is a registered trademark of EEMBC.

Ordering Information appears at end of data sheet.

19-101210; Rev 2; 5/23

© 2023 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | © 2023 Analog Devices, Inc. All rights reserved.

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Simplified Block Diagram



High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

TABLE OF CONTENTS

General Description	1
Applications	1
Benefits and Features	1
Simplified Block Diagram	2
Absolute Maximum Ratings	8
Package Information	8
40 TQFN-EP	8
56 TQFN-EP	8
Electrical Characteristics	9
Electrical Characteristics—SPI	
Electrical Characteristics—I ² C	37
Electrical Characteristics—I ² S Slave	39
Electrical Characteristics—Quadrature Decoder	40
Pin Configuration	45
40 TQFN	45
Pin Description	45
Pin Configuration	49
56 TQFN	49
Pin Description	50
Detailed Description	55
Arm Cortex-M4 Processor with FPU Engine	55
Memory	55
Internal Flash Memory.	55
Internal SRAM	55
Clocking Scheme	55
General-Purpose I/O and Special Function Pins	56
Standard DMA Controller	57
Power Management	57
Power Management Unit.	57
ACTIVE Mode	57
SLEEP Mode	57
DEEPSLEEP Mode	57
BACKUP Mode	58
STORAGE Mode	58
Real-Time Clock (RTC)	58
Windowed Watchdog Timer (WDT)	
32-Bit Timer/Counter/PWM (TMR, LPTMR)	
Serial Peripherals	60
I ² C Interface	60

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

TABLE OF CONTENTS (CONTINUED)

	Serial Peripheral Interface (SPI)	60
	I ² S Interface	61
	UART	61
Qu	adrature Decoder	62
An	alog-to-Digital Converter (ADC)	62
Se	curity	62
	AES	62
	Secure Cryptographic Accelerator (SCA)	63
	True Random Number Generator (TRNG)	63
	CRC Module	
	SHA-2	63
So	ftware Integrity and Root of Trust	63
	Root of Trust	63
	Secure Communications Protocol Bootloader (SCPBL)	64
	Secure Boot	64
De	bug and Development Interface	64
Applic	ations Information	65
By	pass Capacitor Recommendations	65
	otloader Activation	
Sir	ngle Supply Operation.	65
	ACTIVE Mode	65
	SLEEP Mode	66
	ACTIVE Mode	67
	SLEEP Mode	68
	DEEPSLEEP Mode	69
	BACKUP Mode	
	STORAGE Mode	69
Du	al Supply Operation	
	ACTIVE Mode	
	ACTIVE Mode	70
	SLEEP Mode	71
	SLEEP Mode	
	ACTIVE Mode	
	ACTIVE Mode	
	SLEEP Mode	
	SLEEP Mode	
	DEEPSLEEP Mode	
	DEEPSLEEP Mode	
	BACKUP Mode	74

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

TABLE OF CONTENTS (CONTINUED)

BACKUP Mode	75
STORAGE Mode	77
STORAGE Mode	77
Ordering Information	78
Revision History	79

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

LIST OF FIGURES

Figure 1. Power Supply Operational Modes	41
Figure 2. SPI Master Mode Timing Diagram	42
Figure 3. SPI Slave Mode Timing Diagram	42
Figure 4. I ² C Timing Diagram	43
Figure 5. I ² S Timing Diagram	
Figure 6. Quadrature Decoder Timing Diagram	44
Figure 7. Clocking Scheme	56

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

LIST OF TABLES

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Absolute Maximum Ratings

V _{CORE} , HFXIN, HFXOUT	0.3V to +1.21V
V _{DD} , V _{DDA}	0.3V to +3.63V
V _{REF}	-0.3V to V _{DDA} + 0.3V
32KIN, 32KOUT	0.3V to V _{DD} + 0.3V
RSTN, GPIO	
Total Current into All GPIO Combined (sink) 100mA
V _{SS}	100mA
Output Current (sink) by Any GPIO Pin	25mA
Output Current (source) by Any GPIO Pin	25mA

Note: No device pins can exceed 3.63V. All voltages with respect to V_{SS}, unless otherwise noted.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

40 TQFN-EP

Package Code	T4055+1				
Outline Number	<u>21-0140</u>				
Land Pattern Number	<u>90-0016</u>				
Thermal Resistance, Single-Layer Board:					
Junction to Ambient (θ_{JA})	45°C/W				
Junction to Case (θ_{JC})	2°C/W				
Thermal Resistance, Four-Layer Board:					
Junction to Ambient (θ_{JA})	28°C/W				
Junction to Case (θ_{JC})	2°C/W				

56 TQFN-EP

Package Code	T5677+1			
Outline Number	<u>21-0144</u>			
Land Pattern Number	<u>90-0042</u>			
Thermal Resistance, Single-Layer Board:				
Junction to Ambient (θ_{JA})	36°C/W			
Junction to Case (θ_{JC})	1°C/W			
Thermal Resistance, Four-Layer Board:				
Junction to Ambient (θ_{JA})	25°C/W			
Junction to Case (θ_{JC})	1°C/W			

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics

PARAMETER	SYMBOL	CO	NDITIONS	MIN	TYP	MAX	UNITS			
POWER / BOTH SINGLE-SUPPLY OPERATION AND DUAL-SUPPLY OPERATION										
Supply Voltage	V _{DD}			1.71	1.8	3.63	V			
			OVR = [00]	0.855	0.9	0.945				
		Dual-supply operation DRE	OVR = [01]	0.95	1.0	1.05	V			
Supply Voltage, Core	V _{CORE}		Default OVR = [10]	1.045	1.1	1.155				
		No power supply connection for single- supply operation			—					
Supply Voltage, Analog	V _{DDA}	V _{DDA} must be connected to V _{DD}		1.71		3.63	V			
Dower Foil Deast		Monitors V _{DD}		1.58		1.71				
Power-Fail Reset Voltage		Monitors V _{CORE}	during dual-supply	0.74		0.845	V			
Dower On Deast		Monitors V _{DD}			1.4					
Power-On Reset Voltage	V _{POR}	Monitors V _{CORE}	during dual-supply		0.6					

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
POWER / SINGLE-SUPP	LY OPERATION	I (V _{DD} ONLY); f _{SYS} O	_{SC} = IPO				
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, f _{SYS} CLK(MAX) = 100MHz	70			
		pin, V _{DD} = 3.3V, CPU in ACTIVE mode, executing CoreMark, ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		68.4		 μΑ/MHz
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		66.8		
		Dynamic, IPO enabled, total current into V_{DD} pin, V_{DD} = 1.8V, CPU in ACTIVE mode, executing CoreMark, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 100MHz		69.4		
V _{DD} Current ACTIVE Mode	p Current ACTIVE de I_{DD_DACTS} I_{DD_DACTS} $pin, V_{DD} = 1.8V, CPU in ACTIVE mode, executing CoreMark, ECC disabled, inputs tied to V_{SS} or V_{DD}, outputs source/sink OmA$ $Dynamic, IPO enabled, total current into V_{DD} pin, V_{DD} = 3.3V, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs tied to V_{SS} or V_{DD}, outputs tied to V_{SS} or V_{S$		OVR = [01], internal regulator set to 1.0V, f _{SYS} CLK(MAX) = 50MHz		67.5		
			OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		65.9		
		enabled, total	OVR = [10], internal regulator set to 1.1V, ^f SYS_CLK(MAX) = 100MHz		56.6		
		OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		54.3			
		outputs source/sink	OVR = [00], internal regulator set to 0.9V, f _{SYS_CLK(MAX)} = 12MHz		53.1		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS									
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, f _{SYS} CLK(MAX) = 100MHz		56											
		pin, V_{DD} = 1.8V, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink OmA	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		53.7											
			OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		52.5											
		Fixed, IPO enabled, total current into V_{DD} pin, V_{DD} = 3.3V, CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA. See <u>Table 9</u> for temperature variance.	OVR = [10], internal regulator set to 1.1V		893											
			CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA. See <u>Table 9</u> for	CPU in ACTIVE mode 0MHz	CPU in ACTIVE mode 0MHz	CPU in ACTIVE mode 0MHz	CPU in ACTIVE mode 0MHz	CPU in ACTIVE mode 0MHz	CPU in ACTIVE mode 0MHz	CPU in ACTIVE mode 0MHz	CPU in ACTIVE mode 0MHz	OVR = [01], internal regulator set to 1.0V		732		-
				OVR = [00], internal regulator set to 0.9V		618										
	IDD_FACTS	Fixed, IPO enabled, total current into V_{DD} pin, V_{DD} = 1.8V, CPU in ACTIVE mode 0MHz execution, ECC	OVR = [10], internal regulator set to 1.1V		865		- μΑ									
			CPU in ACTIVE mode 0MHz	OVR = [01], internal regulator set to 1.0V		708										
		disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink OmA. See <u>Table 9</u> for temperature variance.	OVR = [00], internal regulator set to 0.9V		594											

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, f _{SYS_CLK(MAX)} = 100MHz		44.9		
		pin, V _{DD} = 3.3V, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active,	OVR = [01], internal regulator set to 1.0V, f _{SYS_CLK(MAX)} = 50MHz		43.6		
		channels active, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, f _{SYS} CLK(MAX) = 12MHz		43.8		
		Dynamic, IPO enabled, total current into V_{DD} pin, V_{DD} = 1.8V, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [10], internal regulator set to 1.1V, fsys_CLK(MAX) = 100MHz		44.7		
V _{DD} Current SLEEP Mode	rrent SLEEP IDD_DSLPS CPU in SLEEP mode, ECC disabled, standard DMA with two channels active, inputs tied to V _{SS} or V _{DD} , outputs OVR = [01], internal regulator set to 1.0V, fSYS CLK(MAX) = 50MRz		internal regulator set to 1.0V, fSYS_CLK(MAX) =		43.3		μA/MHz
			internal regulator set to 0.9V, f _{SYS_CLK(MAX)} =		43.5		
			21.4				
		internal regulator set to 1.0V, fSYS_CLK(MAX) =		19.8			
		outputs source/sink	internal regulator set to 0.9V,		19.8		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS		
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 100MHz		21.4				
		pin, V _{DD} = 1.8V, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs	OVR = [01], internal regulator set to 1.0V, f _{SYS} CLK(MAX) = 50MHz		19.8				
		outputs source/sink in 0mA se	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 12MHz		19.7				
		Fixed, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V		893				
	CPU in SLEEP mode, ECC	mode, ECC	OVR = [01], internal regulator set to 1.0V		732				
		disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA. See <u>Table 10</u> for temperature variance	tied to V_{SS} or V_{DD} , outputs source/sink 0mA. See <u>Table 10</u> for temperature	tied to V_{SS} or V_{DD} , outputs source/sink 0mA. See <u>Table 10</u> for	OVR = [00], internal regulator set to 0.9V		618		
	IDD_FSLPS	Fixed, IPO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V		865		μA		
		pin, $V_{DD} = 1.8V$, CPU in SLEEP mode, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink OmA.	OVR = [01], internal regulator set to 1.0V		708				
			OVR = [00], internal regulator set to 0.9V		594				

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
POWER / SINGLE-SUPP	LY OPERATION	I (V _{DD} ONLY); f _{SYS} O	_{SC} = IBRO				
		i Dynamic, IBRO enabled_total	OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 7.3728MHz		70.8		
		pin, V _{DD} = 3.3V, CPU in ACTIVE mode, executing CoreMark, ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 7.3728MHz		68.1		
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 7.3728MHz		64.2		
		Dynamic, IBRO enabled, total current into V _{DD} pin, V _{DD} = 1.8V, CPU in ACTIVE mode, executing	OVR = [10], internal regulator set to 1.1V, ^f SYS_CLK(MAX) = 7.3728MHz		70.1 67.4	 μA/MHz	
V _{DD} Current ACTIVE Mode	IDD_DACTS pin, V IDD_DACTS mode Corel disab		OVR = [01], internal regulator set to 1.0V, f _{SYS_CLK} (MAX) = 7.3728MHz				
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 7.3728MHz		63.4		
		Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 7.3728MHz		56.5		
		pin, V _{DD} = 3.3V, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 7.3728MHz		53.5		
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 7.3728MHz		50.1		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 7.3728MHz		55.8		
		pin, V _{DD} = 1.8V, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 7.3728MHz		52.8		
		outputs source/sink 0mA f _S	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 7.3728MHz		49.4		
		Fixed, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V		446		
		CPU in ACTIVE ii mode 0MHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA. See Table 11 for s temperature s	OVR = [01], internal regulator set to 1.0V		385		_
			disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA. See <u>Table 11</u> for	OVR = [00], internal regulator set to 0.9V		341	
	IDD_FACTS	Fixed, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V		413		- μΑ
			OVR = [01], internal regulator set to 1.0V		353		
			OVR = [00], internal regulator set to 0.9V		309		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
		Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 7.3728MHz		44		
		pin, V _{DD} = 3.3V, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active,	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 7.3728MHz		42.6		
		inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 7.3728MHz		40.9		
	Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 7.3728MHz		43.8			
√ _{DD} Current SLEEP Mode	IDD_DSLPS	pin, V _{DD} = 1.8V, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active,	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 7.3728MHz		42.4		μA/MHz
		inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 7.3728MHz		40.6		
		Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, ^f SYS_CLK(MAX) = 7.3728MHz		20.6		
		pin, V _{DD} = 3.3V, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 7.3728MHz		19.1		
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 7.3728MHz		17.2		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN TY	P MAX	UNITS
		Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V, ^f SYS_CLK(MAX) = 7.3728MHz	20.	6	
		pin, V _{DD} = 1.8V, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 7.3728MHz	19.	1	
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, fSYS_CLK(MAX) = 7.3728MHz	17.	1	
		Fixed, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V	44	6	
		CPU in SLEEP mode, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink OmA.	OVR = [01], internal regulator set to 1.0V	38	5	
			OVR = [00], internal regulator set to 0.9V	34	1	
	IDD_FSLPS	Fixed, IBRO enabled, total current into V _{DD}	OVR = [10], internal regulator set to 1.1V	41	3	- μΑ
		pin, V _{DD} = 1.8V, CPU in SLEEP mode, ECC disabled inputs	OVR = [01], internal regulator set to 1.0V	35	3	
		0mA. i	OVR = [00], internal regulator set to 0.9V	30	9	
POWER / SINGLE-SUP	PLY OPERATION	I (V _{DD} ONLY)				
		Standby state with full data retention and 200KB SRAM retained	V _{DD} = 3.3V	5.3	3	
V _{DD} Fixed Current, DEEPSLEEP Mode	IDD_FDSLS		V _{DD} = 1.8V	5		μΑ

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN TYP	MAX	UNITS
			0KB SRAM retained, retention regulator disabled	0.35		
		V _{DD} = 3.3V, RTC disabled.	20KB SRAM retained	1.14		
		See <u>Table 14</u> for temperature	40KB SRAM retained	1.56		
		variance.	120KB SRAM retained	2.69		
V _{DD} Fixed Current,			200KB SRAM retained	3.78		- μΑ
BACKUP Mode	IDD_FBKUS		0KB SRAM retained, retention regulator disabled	0.08		μΛ
		V _{DD} = 1.8V, RTC disabled.	20KB SRAM retained	0.86		
	See <u>Table 14</u> for temperature variance.	See <u>Table 14</u> for temperature	40KB SRAM retained	1.3		-
		120KB SRAM retained	2.4			
			200KB SRAM retained	3.5		
V _{DD} Fixed Current,		See <u>Table 15</u> for	V _{DD} = 3.3V	0.34		
STORAGE Mode	IDD_FSTOS	temperature variance.	V _{DD} = 1.8V	0.083		μΑ
POWER / SINGLE-SUPP		(V _{DD} ONLY) RESUM	IE TIMES			
SLEEP Mode Resume	tau a la vua	f _{SYS_OSC} = IPO		0.1		
Time	^t SLP_ONS	$f_{SYS_OSC} = IBRO$		1.1		μs
		favo and TIPO	fast_wk_en = 1	74		
DEEPSLEEP Mode	tool one	f _{SYS_OSC} = IPO	fast_wk_en = 0	210		- μs
Resume Time	^t DSL_ONS	f _{SYS OSC} = IBRO	fast_wk_en = 1	182		- μs
		1515_050 - 15110	fast_wk_en = 0	319		μ5
		Time from power	Parts without SCPBL	1.08		
BACKUP Mode Resume Time	^t BKU_ONS	mode exit to execution of application code	Parts with SCPBL performing signature verification over 512KB of flash	264		ms
STORAGE Mode Resume Time ^t STO_ONS		Time from neuros	Parts without SCPBL	1.08		
	Time from power mode exit to execution of application code	Parts with SCPBL performing signature verification over 512KB of flash	264		ms	

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
			Parts without SCPBL		1.08		
Cold Boot Startup Time	^t CB_STS	Time from V_{DD} = $V_{DD(MIN)}$ to execution of application code	Parts with SCPBL performing signature verification over 512KB of flash		264		ms
POWER / DUAL-SUPPLY	OPERATION (/ _{DD} AND V _{CORE}); f _{S1}	rs_osc = IPO				•
		Dynamic, IPO enabled, total current into V _{CORE}	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 100MHz		69		
		pin, CPU in ACTIVE mode, executing CoreMark, ECC disabled, inputs	OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 50MHz		67		
	ICORE_DACTD	tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 12MHz		59.8		
		Dynamic, IPO enabled, total current into V _{CORE} pin, CPU in ACTIVE mode, executing While(1), ECC disabled,	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 100MHz		55.5		- μA/MHz
V _{CORE} Current, ACTIVE Mode			OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 50MHz		53		
		inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS} CLK(MAX) = 12MHz		47.4		-
		Fixed, IPO enabled, total	OVR = [10], V _{CORE} = 1.1V		417		
ICORE_FACTD		current into V _{CORE} pin, CPU in ACTIVE mode	OVR = [01], V _{CORE} = 1.0V		261		1
	ACTIVE mode 0MHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA. See <u>Table 16</u> for temperature variance.	OVR = [00], V _{CORE} = 0.9V		137		μA	

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], f _{SYS_CLK(MAX)} = 100MHz		0.67		
		pin, V _{DD} = 3.3V, CPU in ACTIVE mode, executing CoreMark, ECC	OVR = [01], f _{SYS} CLK(MAX) = 50MHz		0.67		-
V _{DD} Current, ACTIVE		disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], fsys_clk(max) = 12MHz		0.67		
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], f _{SYS} CLK(MAX) = 100MHz		0.30		
		pin, V _{DD} = 1.8V, CPU in ACTIVE mode, executing CoreMark, ECC	OVR = [01], fsys_clk(MAX) = 50MHz		0.30		1
		disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], fsys_clk(max) = 12MHz		0.30		- µA/MHz
Mode	IDD_DACTD	Dynamic, IPO enabled, total current into V_{DD} pin, V_{DD} = 3.3V, CPU in ACTIVE mode, executing	OVR = [10], f _{SYS_CLK(MAX)} = 100MHz		0.67		
			OVR = [01], fsys_clk(MAX) = 50MHz		0.67		
		While(1), ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], fsys_clk(max) = 12MHz		0.67		
		Dynamic, IPO enabled, total current into V _{DD}	OVR = [10], f _{SYS_CLK(MAX)} = 100MHz		0.30		
	pin, V _{DD} = 1.8V, CPU in ACTIVE mode, executing While(1), ECC	OVR = [01], f _{SYS} CLK(MAX) = 50MHz		0.30			
		disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], ^f sys_clk(max) = 12MHz		0.30		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
		Fixed, IPO enabled, total	OVR = [10], V _{CORE} = 1.1V		430			
		CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} ,	pin, $V_{DD} = 3.3\overline{V}$,	OVR = [01], V _{CORE} = 1.0V		430		
			OVR = [00], V _{CORE} = 0.9V		430			
	DD_FACTD	enabled, total current into V_{DD} pin, V_{DD} = 1.8V, CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs	OVR = [10], V _{CORE} = 1.1V		410		μA	
			OVR = [01], V _{CORE} = 1.0V		410			
			OVR = [00], V _{CORE} = 0.9V		410			

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		Dynamic, IPO enabled, total current into V _{CORE}	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 100MHz		44.5		
		pin, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active,	OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 50MHz		42.9		
		inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 12MHz		39.2		
	enabled, tota current into V pin, CPU in S mode, ECC disabled, DM disabled, inpu tied to V _{SS} of	Dynamic, IPO enabled, total current into V _{CORE}	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 100MHz		21.1		- μA/MHz
V _{CORE} Current, SLEEP Mode		pin, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink	OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 50MHz		19.3		
			OVR = [00], V _{CORE} = 0.9V, f _{SYS} CLK(MAX) = 12MHz		16.5		-
		Fixed, IPO enabled, total	OVR [10], V _{CORE} = 1.1V		417		
		current into V _{CORE} pin, CPU in SLEEP mode, ECC	OVR [01], V _{CORE} = 1.0V		261		
	ICORE_FSLPD	disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink OmA. See <u>Table 18</u> for temperature variance.	OVR [00], V _{CORE} = 0.9V		137		μΑ

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN TYP	MAX	UNITS
		Dynamic, IPO enabled, total current into V _{DD} pin, V _{DD} = 3.3V,	OVR = [10], V _{CORE} = 1.1V, f <u>SYS_CLK(MAX)</u> = 100MHz	0.002		
		CPU in SLEEP mode, ECC disabled, standard DMA with two	OVR = [01], V _{CORE} = 1.0V, ^f SYS_CLK(MAX) = 50MHz	0.002		
V _{DD} Current, SLEEP		channels active, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 12MHz	0.002		
	IDD_DSLPD	Dynamic, IPO enabled, total current into V _{DD} pin, V _{DD} = 1.8V,	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 100MHz	0.001		– μA/MHz
		CPU in SLEEP mode, ECC disabled, standard DMA with two channels active, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [01], V _{CORE} = 1.0V, ^f SYS CLK(MAX) = 50MHz	0.001		
			OVR = [00], V _{CORE} = 0.9V, f _{SYS} CLK(MAX) = 12MHz	0.001		
Mode		Fixed, IPO enabled, total	OVR = [10], V _{CORE} = 1.1V	430		
	pi C m di tie or 0 S te	current into V_{DD} pin, V_{DD} = 3.3V, CPU in SLEEP mode, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink OmA. See <u>Table 19</u> for temperature variance.	OVR = [01], V _{CORE} = 1.0V	430		
			OVR = [00], V _{CORE} = 0.9V	430		-
	IDD_FSLPD	Fixed, IPO enabled, total	OVR = [10], V _{CORE} = 1.1V	410		- μΑ
		current into V_{DD} pin, V_{DD} = 1.8V,	OVR = [01], V _{CORE} = 1.0V	410		1
		CPU in SLEEP mode, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA. See <u>Table 19</u> for temperature variance.	OVR = [00], V _{CORE} = 0.9V	410		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN T	YP MAX	UNITS
POWER / DUAL-SUPPLY	Y OPERATION (\	/ _{DD} AND V _{CORE}); f _{SY}	rs osc = IBRO			
		Dynamic, IBRO enabled, total current into V _{CORE}	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 7.3728MHz	7	0.4	
		pin, CPU in ACTIVE mode, executing CoreMark, ECC disabled, inputs	OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 7.3728MHz		67	
		tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 7.3728MHz		60	μA/MHz
	ena cum pin, AC exe EC0 inpu or V	Dynamic, IBRO enabled, total current into V _{CORE} pin, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [10], V _{CORE} = 1.1V, ^f SYS_CLK(MAX) = 7.3728MHz	5	5.9	μΑνινιπΖ
V _{CORE} Current, ACTIVE Mode			OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 7.3728MHz	5	52.9 46.9	
			OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 7.3728MHz	4		
		Fixed, IBRO enabled, total	OVR = [10], V _{CORE} = 1.1V	2	238	
		current into V _{CORE} pin, CPU in	OVR = [01], V _{CORE} = 1.0V	1	179	
ICORE_F	ICORE_FACTD	ACTIVE mode OMHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA. See <u>Table 20</u> for temperature variance.	OVR = [00], V _{CORE} = 0.9V	1	122	μA

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS
		Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], f _{SYS_CLK(MAX)} = 7.3728MHz		0.05		
		pin, V _{DD} = 3.3V, CPU in ACTIVE mode, executing CoreMark, ECC	OVR = [01], f _{SYS_CLK(MAX)} = 7.3728MHz		0.01		
		disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [00], ^f SYS_CLK(MAX) = 7.3728MHz		0.42		
		enabled, total current into V_{DD} pin, V_{DD} = 1.8V, CPU in ACTIVE mode, executing CoreMark, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink OmA Dynamic, IBRO enabled, total current into V_{DD} pin, V_{DD} = 3.3V, CPU in ACTIVE mode, executing	OVR = [10], f _{SYS_CLK(MAX)} = 7.3728MHz		0.022		
			OVR = [01], fsys_clk(MAX) = 7.3728MHz		0.045		1
V _{DD} Current, ACTIVE			OVR = [00], fsys_clk(MAX) = 7.3728MHz		0.18		uA/MHz
Mode	IDD_DACTD		OVR = [10], f _{SYS_CLK(MAX)} = 7.3728MHz		0.05		
			OVR = [01], f _{SYS_CLK(MAX)} = 7.3728MHz		0.1		
		While(1), ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], fsys_clk(MAX) = 7.3728MHz		0.42		
		Dynamic, IBRO enabled, total current into V _{DD}	OVR = [10], f _{SYS_CLK(MAX)} = 7.3728MHz		0.02		
		pin, V _{DD} = 1.8V, CPU in ACTIVE mode, executing	OVR = [01], f _{SYS_CLK(MAX)} = 7.3728MHz		0.04		
		While(1), ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], ^f SYS_CLK(MAX) = 7.3728MHz		0.18		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	ТҮР	MAX	UNITS		
		Fixed, IBRO enabled, total	OVR = [10], V _{CORE} = 1.1V		165				
		CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} ,	pin, V_{DD} = 3.3V, CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA. See <u>Table 21</u> for temperature	OVR = [01], V _{CORE} = 1.0V		165			
				mode 0MHz execution, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA. See <u>Table 21</u> for temperature	OVR = [00], V _{CORE} = 0.9V		165		
	IDD_FACTD	Fixed, IBRO enabled, total	OVR = [10], V _{CORE} = 1.1V		136		μA		
		current into V_{DD} pin, V_{DD} = 1.8V,	pin, V _{DD} = 1.8V,		OVR = [01], V _{CORE} = 1.0V		136		
		mode 0MHz execution, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA. See <u>Table 21</u> for temperature variance.	OVR = [00], V _{CORE} = 0.9V		136				

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		Dynamic, IBRO enabled, total current into V _{CORE}	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 7.3728MHz		0.04		
IC		pin, CPU in SLEEP mode, ECC disabled, standard DMA with two	OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 7.3728MHz		0.04		-
		channels active, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 7.3728MHz		0.04		
	^I CORE_DSLPD	Dynamic, IBRO enabled, total current into V _{CORE} pin, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink OmA	OVR = [10], V _{CORE} = 1.1V, f _{SYS_CLK(MAX)} = 7.3728MHz		0.02		- μA/MHz
V _{CORE} Current, SLEEP Mode			OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 7.3728MHz		0.02		
			OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 7.3728MHz		0.02		
		Fixed, IBRO enabled, total	OVR [10], V _{CORE} = 1.1V		238		
		current into V _{CORE} pin, CPU in SLEEP mode, ECC	OVR [01], V _{CORE} = 1.0V		179		
	ICORE_FSLPD	disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink OmA. See <u>Table 22</u> for temperature variance.	OVR [00], V _{CORE} = 0.9V		122		μΑ

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN TYP	MAX	UNITS
		Dynamic, IBRO enabled, total current into V _{DD} pin, V _{DD} = 3.3V,	OVR = [10], V _{CORE} = 1.1V, fsys_clk(MAX) = 7.3728MHz	0.001		
		CPU in SLEEP mode, ECC disabled, standard DMA with two	OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 7.3728MHz	0.001		
V _{DD} Current, SLEEP		channels active, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 7.3728MHz	0.001		
	IDD_DSLPD	Dynamic, IBRO enabled, total current into V _{DD} pin, V _{DD} = 1.8V,	OVR = [10], V _{CORE} = 1.1V, ^f SYS_CLK(MAX) = 7.3728MHz	0.001		- μA/MHz
		CPU in SLEEP mode, ECC disabled, standard DMA with two	OVR = [01], V _{CORE} = 1.0V, f _{SYS_CLK(MAX)} = 7.3728MHz	0.001		
		channels active, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [00], V _{CORE} = 0.9V, f _{SYS_CLK(MAX)} = 7.3728MHz	0.001		
Mode		Fixed, IBRO enabled, total current into V_{DD} pin, $V_{DD} = 3.3V$, CPU in SLEEP mode, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink OmA. See <u>Table 23</u> for temperature variance.	OVR = [10], V _{CORE} = 1.1V	165		
			OVR = [01], V _{CORE} = 1.0V	165		
			OVR = [00], V _{CORE} = 0.9V	165		
	IDD_FSLPD	Fixed, IBRO enabled, total	OVR = [10], V _{CORE} = 1.1V	136		- μΑ
	current into V _{DD} pin, V _{DD} = 1.8V,	OVR = [01], V _{CORE} = 1.0V	136		1	
	mode, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink		OVR = [00], V _{CORE} = 0.9V	136		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
POWER / DUAL-SUPPLY	OPERATION (/ _{DD} AND V _{CORE})					
			V _{DD} = 3.3V, V _{CORE} = 1.1V		12.2		
V _{CORE} Fixed Current,	ICORE_FDSLP	See <u>Table 24</u> for	V _{DD} = 3.3V, V _{CORE} = 0.855V		4.6		
DEEPSLEEP Mode	D variance.	V _{DD} = 1.8V, V _{CORE} = 1.1V		12.2		μΑ	
			V _{DD} = 1.8V, V _{CORE} = 0.855V		4.6		
			V _{DD} = 3.3V, V _{CORE} = 1.1V		0.37		
V _{DD} Fixed Current,	I _{DD_FDSLPD} temper	See <u>Table 25</u> for	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.37		
DEEPSLEEP Mode		temperature variance.	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.15		μA
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.15		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		0KB SRAM	V _{DD} = 3.3V, V _{CORE} = 1.1V		0.28		
		retained, RTC disabled, retention regulator disabled.	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.14		
		See <u>Table 26</u> for temperature	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.28		
		variance.	V _{DD} = 1.8V, V _{CORE} = 0.855V		0.14		
		20KB SRAM	V _{DD} = 3.3V, V _{CORE} = 1.1V		1.31		
		retained with RTC disabled.	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.54		
		See <u>Table 26</u> for temperature	V _{DD} = 1.8V, V _{CORE} = 1.1V		1.31]
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.54		
		40KB SRAM retained with RTC disabled. See <u>Table 26</u> for temperature variance.	V _{DD} = 3.3V, V _{CORE} = 1.1V		2.35		
/ _{CORE} Fixed Current,	1		V _{DD} = 3.3V, V _{CORE} = 0.855V		0.94		- μΑ
BĂČKUP Mode	ICORE_FBKUD		V _{DD} = 1.8V, V _{CORE} = 1.1V		2.35		- μΑ
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.94		_
		120KB SRAM	V _{DD} = 3.3V, V _{CORE} = 1.1V		5.46		
		retained with RTC disabled.	V _{DD} = 3.3V, V _{CORE} = 0.855V		2.02		
		See <u>Table 26</u> for temperature	V _{DD} = 1.8V, V _{CORE} = 1.1V		5.46		
		variance.	V _{DD} = 1.8V, V _{CORE} = 0.855V		2.02		
	200KB SRAM	V _{DD} = 3.3V, V _{CORE} = 1.1V		8.55			
		retained with RTC disabled.	V _{DD} = 3.3V, V _{CORE} = 0.855V		3.09		
		See <u>Table 26</u> for temperature	V _{DD} = 1.8V, V _{CORE} = 1.1V		8.55		
		variance.	V _{DD} = 1.8V, V _{CORE} = 0.855V		3.09		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		0KB SRAM	V _{DD} = 3.3V, V _{CORE} = 1.1V		0.37		
		retained with RTC disabled, retention regulator disabled.	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.37		
		See <u>Table 27</u> for temperature	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.16		
		variance.	V _{DD} = 1.8V, V _{CORE} = 0.855V		0.16		
		20KB SRAM	V _{DD} = 3.3V, V _{CORE} = 1.1V		0.37		
		retained with RTC disabled.	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.37		
		See <u>Table 27</u> for temperature	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.16		
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.16		
		40KB SRAM	V _{DD} = 3.3V, V _{CORE} = 1.1V		0.37		
V _{DD} Fixed Current,		retained with RTC disabled.	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.37		μΑ
BACKUP Mode	IDD_FBKUD	See <u>Table 27</u> for temperature variance.	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.16		
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.16		
		120KB SRAM	V _{DD} = 3.3V, V _{CORE} = 1.1V		0.37		
		retained with RTC disabled.	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.37		
		See <u>Table 27</u> for temperature	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.16		
		variance.	V _{DD} = 1.8V, V _{CORE} = 0.855V		0.16		
	200KB SRAM	V _{DD} = 3.3V, V _{CORE} = 1.1V		0.37			
		retained with RTC disabled.	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.37		
		See <u>Table 27</u> for temperature	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.16		
		variance.	V _{DD} = 1.8V, V _{CORE} = 0.855V		0.16		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
			V _{DD} = 3.3V, V _{CORE} = 1.1V		0.29		
V _{CORE} Fixed Current,		See <u>Table 28</u> for temperature	V _{DD} = 3.3V, V _{CORE} = 0.855V		0.15		μA
STORAGE Mode	ICORE_FSTOD	variance.	V _{DD} = 1.8V, V _{CORE} = 1.1V		0.29		μ
			V _{DD} = 1.8V, V _{CORE} = 0.855V		0.15		
			V _{DD} = 3.3V; V _{CORE} = 1.1V		0.4		
V _{DD} Fixed Current,	IDD_FSTOD	See <u>Table 29</u> for temperature	V _{DD} = 3.3V; V _{CORE} = 0.855V		0.4		μA
STORAGE Mode	RAGE Mode	variance.	V _{DD} = 1.8V; V _{CORE} = 1.1V		0.16		μ/
			V _{DD} = 1.8V; V _{CORE} = 0.855V		0.16		
POWER / DUAL-SUPPLY	OPERATION (
SLEEP Mode Resume	t _{SLP_OND}	f _{SYS_OSC} = IPO; O∖			0.1		μs
Time	SLP_OND	f _{SYS_OSC} = IBRO; OVR = [11] 1.1		μ0			
		f _{SYS OSC} = IPO;	fast_wk_en = 1		37		
DEEPSLEEP Mode	t _{DSL} OND	OVR = [11]	fast_wk_en = 0		184		μs
Resume Time	USL_OND	f _{SYS_OSC} = IBRO;	fast_wk_en = 1		146		μο
		OVR = [11]	fast_wk_en = 0		295		
		Time from power	Parts without SCPBL		1.05		
BACKUP Mode Resume Time	^t bku_ond	mode exit to execution of application code; OVR = [11]	Parts with SCPBL performing signature verification over 512KB of flash		264		ms
		T:	Parts without SCPBL		1.05		
STORAGE Mode Resume Time	^t STO_OND	Time from power mode exit to execution of application code	Parts with SCPBL performing signature verification over 512KB of flash		264		ms
Cold Boot Startup Time	^t CB_STD	Time from V_{DD} = $V_{DD(MIN)}$ and V_{CORE} = $V_{CORE(MIN)}$ to execution of application code	Parts without SCPBL		1.05		ms
CLOCKS		1					1
System Clock Frequency	fsys_clk					100	MHz

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
System Clock Period	^t sys_clk				1/f _{SYS_C} LK		μs
Internal Primary Oscillator (IPO)	f _{IPO}	Default OVR = [10]			100		MHz
External RF Oscillator (ERFO)	fERFO		racteristics: C _L = ₀ ≤ 7pF, temperature ial tolerance ±20ppm	16		32	MHz
Internal Baud Rate Oscillator (IBRO)	fibro				7.3728		MHz
Internal Nanoring Oscillator (INRO)	finro	Measured at V _{DD} =	easured at V _{DD} = 1.8V 70			kHz	
External RTC Oscillator (ERTCO)	^f ERTCO	32.768kHz watch cry < 90kΩ, C ₀ < 2pF	vstal, C _L = 6pF, ESR		32.768		kHz
RTC Operating Current	I _{RTC}	All power modes, RT	C enabled		0.35		μA
RTC Power-Up Time	^t RTC_ON				250		ms
External Clock Input	feve	EXT_CLK1 selected				50	MHz
Frequency	fext_clk	EXT_CLK2 selected				1	
12-BIT SAR ADC							
Resolution					12		bits
Effective Number of Bits	ENOB	ADC_CLKCTRL.clkc input pkpk = V _{REF}			10		bits
External Reference Voltage	V _{REF}	V _{REF} ≤ V _{DDA}		2.048		V _{DDA}	V
Internal Reference	V _{INT_REF}	MCR_ADC_CFG0.ez MCR_ADC_CFG0.re			1.25		V
Voltage	V _{INT_REF}	MCR_ADC_CFG0.ez MCR_ADC_CFG0.re			2.048		v
ADC Clock Rate	f ACLK				1		MHz
ADC Clock Period	t _{ACLK}				1/f _{ACLK}		μs
			ADC_CLKCTRL.clk div = 0bX00	V _{SSA} + 0.05		V _{REF}	
Input Voltage Range	V _{AIN}	AIN[11:0], ADC_DATA.chan = [11:0]	ADC_CLKCTRL.clk div = 0bX01	V _{SSA} + 0.05		min(2 x V _{REF} ,V _D _{DA})	V
			ADC_CLKCTRL.clk div = 0bX10	V _{SSA} + 0.05		min(2 x V _{REF} ,V _D _{DA})	
Input Impodence	D	ADC_CLKCTRL.clkc	liv = 0bX01		5		10
Input Impedance	R _{AIN}	ADC_CLKCTRL.clkdiv = 0bX10 50		50		kΩ	
Analog Input	0	Fixed capacitance to V _{SSA} 2		pF			
Capacitance	C _{AIN}	Dynamically switche	d capacitance		1.2		pF
Integral Nonlinearity	INL				±1.5		LSb
Differential Nonlinearity	DNL				±0.75		LSb

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	COND	TIONS	MIN	TYP	MAX	UNITS
0% / 5		Chopping disabled			±9		1.01
Offset Error	V _{OS}	Chopping enabled			±0.2		LSb
		ADC active, reference buffer	MCR_ADC_CFG0. ext_ref = 0, MCR_ADC_CFG0. ref_sel = 0, V _{DDA} = 1.8V		500		
ADC Active Current		enabled, ADC_CLKCTRL.clk div = 0bX00	MCR_ADC_CFG0. ext_ref = 0, MCR_ADC_CFG0. ref_sel = 1, V _{DDA} = 3.3V		788		
	lupe	ADC active, reference buffer enabled, ADC_CLKCTRL.clk div = 0bX01	MCR_ADC_CFG0. ext_ref = 0, MCR_ADC_CFG0. ref_sel = 0, V _{DDA} = 1.8V		440		
	ADC		MCR_ADC_CFG0. ext_ref = 0, MCR_ADC_CFG0. ref_sel = 1, V _{DDA} = 3.3V		670		μΑ
	ADC active,	MCR_ADC_CFG0. ext_ref = 0, MCR_ADC_CFG0. ref_sel = 0, V _{DDA} = 1.8V		366			
		ADC_CLKCTRL.clk div = 0bX10	MCR_ADC_CFG0. ext_ref = 0, MCR_ADC_CFG0. ref_sel = 1, V _{DDA} = 3.3V		512		
		ADC_CLKCTRL.clkd	iv = 0bX00			1	
ADC Sample Rate	f _{ADC}	ADC_CLKCTRL.clkd	iv = 0bX01			0.625	Msps
		ADC_CLKCTRL.clkd	iv = 0bX10			0.125	
ADC Setup Time	^t ADC_SU	Any power-up of ADO to CpuAdcStart	C clock or ADC bias			500	μs
ADC Input Leakage	IADC_LEAK	ADC inactive or char	nel not selected		0.4		nA
Bandgap Temperature Coefficient	V _{TEMPCO}	Box method			45		ppm
12-BIT SAR ADC / TEMP	ERATURE SEN	SOR					
Accuracy	T _{ACC}	Includes linearity and	l calibration error		±3		°C
Conversion Time	tt_conv	Includes integration a time	and ADC conversion		300		μs
Integration Noise 1-Sigma	T _{INTN}	Reduce by $1/\sqrt{N}$ in	tegrations		0.5		°C

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
COMPARATORS						1
Input Offset Voltage	VOFFSET			±3		mV
		AINCOMPHYST[1:0] = 00		22		
	.,	AINCOMPHYST[1:0] = 01		50		
Input Hysteresis	V _{HYST}	AINCOMPHYST[1:0] = 10		2		mV
		AINCOMPHYST[1:0] = 11		7		1
Input Voltage Range	VIN_CMP	Common-mode range	0.6		1.35	V
GENERAL-PURPOSE I/O						
Input Low Voltage for All GPIO, RSTN	V _{IL_GPIO}	Pin configured as GPIO			0.3 × V _{DD}	v
Input High Voltage for All GPIO, RSTN	VIH_GPIO	Pin configured as GPIO	0.7 × V _{DD}			V
		V _{DD} = 1.71V, I _{OL} = 1mA, DS[1:0] = 00 (<u>Note 1</u>)		0.2	0.4	
Output Low Voltage for All GPIO Except P0.6,		V _{DD} = 1.71V, I _{OL} = 2mA, DS[1:0] = 10 (<u>Note 1</u>)		0.2	0.4	V
P0.7, P0.12, P0.13, P0.18, and P0.19	V _{OL_GPIO}	V _{DD} = 1.71V, I _{OL} = 4mA, DS[1:0] = 01 (<u>Note 1</u>)		0.2	0.4	v
		V _{DD} = 1.71V, I _{OL} = 6mA, DS[1:0] = 11 (<u>Note 1</u>)		0.2	0.4	
Output Low Voltage for		V _{DD} = 1.71V, I _{OL} = 2mA, DS = 0 (<u>Note 1</u>)		0.2	0.4	
GPIO P0.6, P0.7, P0.12, P0.13, P0.18, P0.19	V _{OL_I2C}	V _{DD} = 1.71V, I _{OL} = 8mA, DS = 1 (<u>Note 1</u>)		0.2	0.4	
		V _{DD} = 1.71V, I _{OH} = 1mA, DS[1:0] = 00 (<u>Note 1</u>)	V _{DD} - 0.4			
Output High Voltage for All GPIO Except P0.6,	N/	V _{DD} = 1.71V, I _{OH} = 2mA, DS[1:0] = 10 (<u>Note 1</u>)	V _{DD} - 0.4			V
P0.7, P0.12, P0.13, P0.18, and P0.19	V _{OH_GPIO}	V _{DD} = 1.71V, I _{OH} = 4mA, DS[1:0] = 01 (<u>Note 1</u>)	V _{DD} - 0.4			v
		V _{DD} = 1.71V, I _{OH} = 6mA, DS[1:0] = 11 (<u>Note 1</u>)	V _{DD} - 0.4			
Output High Voltage for GPIO P0.6, P0.7, P0.12,		V _{DD} = 1.71V, I _{OH} = 2mA, DS = 0 (<u><i>Note</i></u> <u>1</u>)	V _{DD} - 0.4			v
P0.13, P0.18, and P0.19	V _{OH_I2C}	V _{DD} = 1.71V, I _{OH} = 8mA, DS = 1 (<u>Note</u> <u>1</u>)	V _{DD} - 0.4			v
Combined I _{OL} , All GPIO	IOL_TOTAL				100	mA
Combined I _{OH} , All GPIO	IOH_TOTAL		-100			mA
Input Hysteresis (Schmitt)	VIHYS			300		mV
Input/Output Pin Capacitance for All Pins	C _{IO}			4		pF
Input Leakage Current Low	Ι _{ΙL}	V _{IN} = 0V, internal pullup disabled	-500		+500	nA

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics (continued)

(All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	COND	DITIONS	MIN	TYP	MAX	UNITS
Input Leakage Current High	Ιн	V _{IN} = 3.6V, internal	pulldown disabled	-500		+500	nA
RSTN Assertion Time	^t RSTN	Device in ACTIVE m pin assertion duration reset state	node, RSTN device on to entry into device		6 x ^t sys_cl K		μs
Input Pullup Resistor to	D ===	Pullup to $V_{DD} = V_{RS}$		18.7		kΩ	
RSTN	R _{PU_VDD}	Pullup to V _{DD} = 3.63	3V, RSTN at V _{IH}		10.0		K12
nput Pullup Resistor for	Devi	Device pin configure V _{DD} = V _{RST} , device	ed as GPIO, pullup to pin at V _{IH}	18.7		- kΩ	
All GPIO	R _{PU}	Device pin configure V_{DD} = 3.63V, device	ed as GPIO, pullup to e pin at V _{IH}		10.0		- K12
Input Pulldown Resistor	P	Device pin configure to V_{SS} , V_{DD} = V_{RST}	ed as GPIO, pulldown -, device pin at V _{IL}		17.6		- kΩ
for All GPIO	R _{PD}	Device pin configure to V _{SS} , V _{DD} = 3.63\		8.8		- KU	
FLASH MEMORY							•
Flash Erase Time	t _{M_ERASE}	Mass erase			30		
	^t P_ERASE	Page erase			30		– ms
Flash Programming Time per Word	t _{PROG}	32-bit programming f _{FLC_CLK} = 1MHz	mode,		42		μs
Flash Endurance				10			kcycles
Data Retention	t _{RET}	T _A = +125°C		10			years
Current Consumption		Single-supply operation; current required for flash write/erase	V _{DD}		6.5		
During Flash Programming	IPROG	Dual-supply	V _{CORE}		0.5		– mA
ogramming		operation; current required for flash write/erase	operation; current required for flash		6		

Electrical Characteristics—SPI

(Timing specifications are guaranteed by design and not production tested. All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MASTER MODE						
SPI Master Operating Frequency	fмск	f _{SYS_CLK} = 100MHz, f _{MCK(MAX)} = f _{SYS_CLK} /2			50	MHz
SPI Master SCK Period	^t мск			1/f _{MCK}		ns
SCK Output Pulse- Width High/Low	t _{MCH} , t _{MCL}		t _{MCK} /2			ns
MOSI Output Hold Time After SCK Sample Edge	^t мон		t _{MCK} /2			ns
High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics—SPI (continued)

(Timing specifications are guaranteed by design and not production tested. All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN TYP	MAX	UNITS
MOSI Output Valid to Sample Edge	t _{MOV}		t _{MCK} /2		ns
MOSI Output Hold Time After SCK Low Idle	t _{MLH}		t _{MCK} /2		ns
MISO Input Valid to SCK Sample Edge Setup	t _{MIS}		5		ns
MISO Input to SCK Sample Edge Hold	t _{MIH}		t _{MCK} /2		ns
SLAVE MODE					
SPI Slave Operating Frequency	^f scк			50	MHz
SPI Slave SCK Period	tsck		1/f _{SCK}		ns
SCK Input Pulse-Width High/Low	t _{SCH} , t _{SCL}		t _{SCK} /2		
SSx Active to First Shift Edge	tSSE		10		ns
MOSI Input to SCK Sample Edge Rise/Fall Setup	tsis		5		ns
MOSI Input from SCK Sample Edge Transition Hold	t _{SIH}		1		ns
MISO Output Valid after SCLK Shift Edge Transition	tsov		5		ns
SCK Inactive to SSx Inactive	tSSD		10		ns
SSx Inactive Time	t _{SSH}		1/f _{SCK}		μs
MISO Hold Time after SSx Deassertion	^t SLH		10		ns

Electrical Characteristics—I²C

(Timing specifications are guaranteed by design and not production tested. All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STANDARD MODE						
Output Fall Time	t _{OF}	Standard mode, from $V_{IH(MIN)}$ to $V_{IL(MAX)}$		150		ns
SCL Clock Frequency	f _{SCL}		0		100	kHz
Low-Period SCL Clock	t _{LOW}		4.7			μs
High-Time SCL Clock	tніgн		4.0			μs

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics—I²C (continued)

(Timing specifications are guaranteed by design and not production tested. All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Setup Time for Repeated Start Condition	^t SU;STA		4.7			μs
Hold Time for Repeated Start Condition	^t HD;STA		4.0			μs
Data Setup Time	^t SU;DAT			300		ns
Data Hold Time	thd;dat			10		ns
Rise Time for SDA and SCL	t _R			800		ns
Fall Time for SDA and SCL	t _F			200		ns
Setup Time for a Stop Condition	^t su;sto		4.0			μs
Bus Free Time Between a Stop and Start Condition	t _{BUS}		4.7			μs
Data Valid Time	t _{VD;DAT}		3.45			μs
Data Valid Acknowledge Time	t _{VD;ACK}		3.45			μs
FAST MODE						
Output Fall Time	t _{OF}	From V _{IH(MIN)} to V _{IL(MAX)}		150		ns
Pulse Width Suppressed by Input Filter	t _{SP}			75		ns
SCL Clock Frequency	f _{SCL}		0		400	kHz
Low-Period SCL Clock	t _{LOW}		1.3			μs
High-Time SCL Clock	thigh		0.6			μs
Setup Time for Repeated Start Condition	t _{SU;STA}		0.6			μs
Hold Time for Repeated Start Condition	^t HD;STA		0.6			μs
Data Setup Time	^t SU;DAT			125		ns
Data Hold Time	t _{HD;DAT}			10		ns
Rise Time for SDA and SCL	t _R			30		ns
Fall Time for SDA and SCL	t _F			30		ns
Setup Time for a Stop Condition	^t su;sto		0.6			μs
Bus Free Time Between a Stop and Start Condition	t _{BUS}		1.3			μs
Data Valid Time	t _{VD;DAT}		0.9			μs

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics—I²C (continued)

(Timing specifications are guaranteed by design and not production tested. All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Data Valid Acknowledge Time	t _{VD;ACK}		0.9			μs
FAST-MODE PLUS			L			
Output Fall Time	t _{OF}	From V _{IH(MIN)} to V _{IL(MAX)}		80		ns
Pulse Width Suppressed by Input Filter	t _{SP}			75		ns
SCL Clock Frequency	f _{SCL}		0		1000	kHz
Low-Period SCL Clock	tLOW		0.5			μs
High-Time SCL Clock	thigh		0.26			μs
Setup Time for Repeated Start Condition	^t SU;STA		0.26			μs
Hold Time for Repeated Start Condition	^t HD;STA		0.26			μs
Data Setup Time	t _{SU;DAT}			50		ns
Data Hold Time	t _{HD;DAT}			10		ns
Rise Time for SDA and SCL	t _R			50		ns
Fall Time for SDA and SCL	t _F			30		ns
Setup Time for a Stop Condition	^t su;sto		0.26			μs
Bus Free Time Between a Stop and Start Condition	t _{BUS}		0.5			μs
Data Valid Time	t _{VD;DAT}		0.45			μs
Data Valid Acknowledge Time	t _{VD;ACK}		0.45			μs

Electrical Characteristics—I²S Slave

(Timing specifications are guaranteed by design and not production tested. All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Bit Clock Frequency	f _{BCLKS}				25	MHz
Bit Clock Period	t _{BCLKS}		1/f _{BCLKS}			ns
BCLK High Time	twbclkhs			0.5		1/f _{BCLKS}
BCLK Low Time	twbclkls			0.5		1/f _{BCLKS}
LRCLK Setup Time	tLRCLK_BCLKS			25		ns
Delay Time, BCLK to SD (Output) Valid	^t BCLK_SDOS			12		ns
Setup Time for SD (Input)	tsu_sdis			6		ns

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Electrical Characteristics—I²S Slave (continued)

(Timing specifications are guaranteed by design and not production tested. All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Hold Time SD (Input)	t _{HD_SDIS}			3		ns

Electrical Characteristics—Quadrature Decoder

(Timing specifications are guaranteed by design and not production tested. All specifications and characteristics apply across the entire operating conditions range unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Encoder Period	t _{EP}	Ensure at least one sample in each encoder state	4	8		^t PCLK
Encoder Pulse Width	t _E	Ensure at least one sample in each encoder state	2	4		^t PCLK
Encoder State Period	t _{ES}	Ensure at least one sample in each encoder state	1	2		^t PCLK
Index Signal Width	t _{IND}		1	1/4 x t _{EP}	t _{EP}	t _{PCLK}
Expected Glitch Time	4	QDEC_CTRL.filter = 0b00	0			t _{PCLK}
Window	t _{GL}	QDEC_CTRL.filter = 0b01		1		
Q DIRECTION	t _{QDIR}	After either QEA or QEB transition		4		t _{PCLK}
Q MATCH	t _{QM}	After either QEA or QEB transition		4		t _{PCLK}
Q MATCH Pulse Width	t _{QMP}	Until next state transition		1		t _{ES}
Q ERROR	t _{ER}	After either a faulty QEA or QEB transition		4		^t PCLK
Q ERROR Pulse Width	t _{ERP}	Until next state transition		1		t _{ES}

Note 1: When using a GPIO bias voltage of 2.97V, the drive current capability of the GPIO is 2x that of its drive strength when using a GPIO bias voltage of 1.62V.



Figure 1. Power Supply Operational Modes



Figure 2. SPI Master Mode Timing Diagram



Figure 3. SPI Slave Mode Timing Diagram



Figure 4. I²C Timing Diagram





Figure 6. Quadrature Decoder Timing Diagram

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Pin Configuration

40 TQFN



Pin Description

			FL	JNCTION MOD	DE						
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION				
POWE	POWER AND SYSTEM PINS (See <u>Bypass Capacitor Recommendations</u>)										
2	V _{CORE}	_	_	_	_	_	Digital Supply Voltage. Bypass with 1.0μ F to V _{SS} .				
34	V _{REG1}	_	_	_	_	_	Bypass with 4.7nF to V _{SS} . Do not connect this device pin to any other external circuitry.				
39	V _{DD}	_	_	_	_	—	GPIO Supply Voltage. Bypass with 4.7μ F to V _{SS} .				
EP, 38	V _{SS}		_		_	_	Digital Ground. Exposed pad (TQFN only). This pad must be connected to V_{SS} . Refer to <u>Application Note 3273:</u> <u>Exposed Pads: A Brief Introduction</u> for additional information.				
33	V _{REF}		_	_		_	ADC External Reference Input. This is the reference input for the ADC. Bypass with $1.0\mu F$ to V_{SS} .				

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

			FU	FUNCTION MODE			
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
31	V _{DDA}	_	_	_	_	_	Analog Supply Voltage. This pin must always be connected to the V_{DD} device pin at the PCB level. Bypass this pin to V_{SSA} with 1.0µF as close as possible to the package.
32	V _{SSA}	—	—	—	—	—	Analog Ground
35	RSTN	_	_	_	_	_	Hardware Power Reset (Active-Low) Input. The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies except for real-time clock circuitry) and begins execution. This pin has an internal pullup to the V _{DD} supply.
CLOCI	K PINS	•		•			
40	32KOUT	_	_	_	_	_	32kHz Crystal Oscillator Output. Refer to the <u>MAX32672 User Guide</u> for determination of the required external stability capacitors.
1	32KIN	_		_	_		32kHz Crystal Oscillator Input. Connect a 32kHz crystal between 32KIN and 32KOUT for RTC operation. Refer to the <u>MAX32672</u> <u>User Guide</u> for determination of the required external stability capacitors. Optionally, this pin can be configured as the input for an external CMOS- level clock source.
36	HFXIN		_	_	_		RF Crystal Oscillator Input. Connect the crystal between HFXIN and HFXOUT. Optionally, this pin can be configured as the input for an external square-wave source. See the <i>Electrical Characteristics</i> table for details of the crystal requirements. Refer to the <i>MAX32672 User Guide</i> for determination of the required external stability capacitors.
37	HFXOUT	_	_	_	_		RF Crystal Oscillator Output. Connect the crystal between HFXIN and HFXOUT. See the <u>Electrical</u> <u>Characteristics</u> table for details of the crystal requirements. Refer to the <u>MAX32672 User Guide</u> for determination of the required external stability capacitors.

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

			FL		DE		
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
GPIO A	AND ALTER	NATE FUNCT	ION		1		
4	P0.0	P0.0	SWDIO	_	TMR0C_IA	_	Single-Wire Debug I/O; Timer0 Port Map C Input 32 Bits or Lower 16 Bits
5	P0.1	P0.1	SWDCLK	_	TMR0C_OA	_	Single-Wire Debug Clock; Timer0 Port Map C Output 32 Bits or Lower 16 Bits
6	P0.2	P0.2	SPIOA_MIS O	UART1B_R X	TMR1C_IA	_	SPI0 Master In Slave Out; UART1 Port Map B RX; Timer1 Port Map C Input 32 Bits or Lower 16 Bits
7	P0.3	P0.3	SPI0A_MO SI	UART1B_T X	TMR1C_OA	_	SPI0 Master Out Slave In; UART1 Port Map B Tx; Timer1 Port Map C Output 32 Bits or Lower 16 Bits
8	P0.4	P0.4	SPI0A_SCK	UART1B_C TS	TMR2C_IA	_	SPI0 Serial Clock; UART1 Port Map B CTS; Timer2 Port Map C Input 32 Bits or Lower 16 Bits
9	P0.5	P0.5	SPIOA_SSO	UART1B_R TS	TMR2C_OA	HFX_CLK_ OUT	SPI0 Slave Select 0; UART1 Port Map B RTS; Timer2 Port Map C Output; ERFO Buffered Output 32 Bits or Lower 16 Bits
10	P0.6	P0.6	I2C0A_SCL	LPTMR0B_I A	SPI0C_SS1	QEA	I2C0 Serial Clock; Low-Power Timer0 Port Map A Input 32 Bits or Lower 16 Bits; SPI0 Slave Select 1; Quadrature Decoder Phase A Input
11	P0.7	P0.7	I2C0A_SDA	LPTMR0B_ OA	SPI0C_SS2	QEB	I2C0 Serial Data; Low-Power Timer0 Port Map A Output 32 Bits or Lower 16 Bits; SPI0 Slave Select 2; Quadrature Decoder Phase B Input
19	P0.8	P0.8	UART0A_R X	I2S0A_SDO	TMR0C_IA	AIN0/ AIN_C0_N/ AIN_C1_N	UART0 Port Map A Rx; I2S0 Serial Data Output; Timer0 Port Map C Input 32 Bits or Lower 16 Bits; Comparator Negative Input
20	P0.9	P0.9	UARTOA_T X	I2S0A_LRC LK	TMR0C_OA	AIN1/ AIN_C0_N/ AIN_C1_N	UART0 Port Map A Tx; I2S0 Left/ Right Clock; Timer0 Port Map C Output 32 Bits or Lower 16 Bits; Comparator Negative Input
21	P0.10	P0.10	UART0A_C TS	I2S0A_BCL K	TMR1C_IA	AIN2/ AIN_C0_N/ AIN_C1_N	UART0 Port Map A CTS; I2S0 Bit Clock; Timer Port Map C Input 32 Bits or Lower 16 Bits; Comparator Negative Input
22	P0.11	P0.11	UART0A_R TS	I2S0A_SDI	TMR1C_OA	AIN3/ AIN_C0_N/ AIN_C1_N	UART0 Port Map A RTS; I2S0 Serial Data Input; Timer1 Port Map C Output 32 Bits or Lower 16 Bits; Comparator Negative Input
23	P0.12	P0.12	I2C1A_SCL	EXT_CLK2	TMR2C_IA	AIN4/ AIN_C0_P/ AIN_C1_P	I2C1 Serial Clock; Low-Power External Clock Input; Timer2 Port Map C Input 32 Bits or Lower 16 Bits; Comparator Positive Input

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

			Fl		DE	1	
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
24	P0.13	P0.13	I2C1A_SDA	32KCAL	TMR2C_OA	AIN5/ AIN_C0_P/ AIN_C1_P	I2C1 Serial Data; 32.768kHz Calibration Output; Timer2 Port Map C Output 32 Bits or Lower 16 Bits; Comparator Positive Input
25	P0.14	P0.14	SPI1A_MIS O	UART2B_R X	TMR3C_IA	AIN6/ AIN_C0_P/ AIN_C1_P	SPI1 Master In Slave Out; UART2 Port Map B Rx; Timer3 Port Map C Input 32 Bits or Lower 16 Bits; Comparator Positive Input
26	P0.15	P0.15	SPI1A_MO SI	UART2B_T X	TMR3C_OA	AIN7/ AIN_C0_P/ AIN_C1_P	SPI1 Master Out Slave In; UART2 Port Map B Tx; Timer3 Port Map C Output 32 Bits or Lower 16 Bits; ADC Input 7/Comparator Positive Input
27	P0.16	P0.16	SPI1A_SCK	UART2B_C TS	TMR0C_IA	AIN8	SPI1 Serial Clock; UART2 Port Map B CTS; Timer0 Port Map C Input 32 Bits or Lower 16 Bits; ADC Input 8
28	P0.17	P0.17	SPI1A_SS0	UART2B_R TS	TMR0C_OA	AIN9	SPI1 Slave Select 0; UART2 Port Map B RTS; Timer0 Port Map C Output 32 Bits or Lower 16 Bits; ADC Input 9
29	P0.18	P0.18	I2C2A_SCL	_	TMR1C_IA	AIN10	I2C2 Serial Clock; Timer1 Port Map C Input 32 Bits or Lower 16 Bits; ADC Input 10
30	P0.19	P0.19	I2C2A_SDA	_	TMR1C_OA	AIN11	I2C2 Serial Data; Timer1 Port Map C Output 32 Bits or Lower 16 Bits; ADC Input 11
3	P0.22	P0.22	LPTMR1A_I A	ADC_TRIG _B	TMR0C_IA	_	Low-Power Timer1 Port Map A Input; ADC Trigger Port Map B; Timer0 Port Map C Input 32 Bits or Lower 16 Bits
12	P0.23	P0.23	LPTMR1A_ OA	_	SPI0C_SS3	QEI	Low-Power Timer1 Port Map A Output; SPI0 Slave Select 3; Quadrature Decoder Index Input
13	P0.24	P0.24	LPUART0A _CTS	UART0B_R X	I2S0A_SD0	QES	Low-Power UART0 CTS; UART0 Port Map B Rx; I2S0 Serial Data Output; Quadrature Decoder Capture Input
14	P0.25	P0.25	LPUART0A _RTS	UARTOB_T X	I2S0A_LRC LK	QMATCH	Low-Power UART0 RTS; UART0 Port Map B Tx; I2S0 Left/Right Clock; Quadrature Decoder Match Output
15	P0.26	P0.26	LPUART0A _RX	UART0B_C TS	I2S0C_BCL K	QDIR	Low-Power UART0 Rx; UART0 Port Map B CTS; I2S0 Bit Clock; Quadrature Decoder Direction Output
16	P0.27	P0.27	LPUART0A _TX	UART0B_R TS	I2S0C_SDI	QERR	Low-Power UART0 Port Map A Tx; UART0 Port Map B Request to Send; I2S 0 Port Map C Serial Data Input; Quadrature Decoder Error Output

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

40 TQFN

			Fl	JNCTION MOI	DE					
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION			
17	P0.28	P0.28	UART1A_R X	EXT_CLK1	TMR3C_IA	_	UART1 Port Map A Receive; Timer3 Port Map C Input 32 Bits or Lower 16 Bits; External Clock Input			
18	P0.29	P0.29	UART1A_T X	SPI1_SS0	TMR3C_OA	ADC_TRIG _D	UART1 Port Map A Transmit; SPI1 Port Map B Slave Select 0; Timer3 Port Map C Output 32 Bits or Lower 16 Bits; ADC Trigger Port Map D			

Pin Configuration



High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Pin Description

			F		DE		
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
POWE	R AND SYS	TEM PINS (Se	e <u>Bypass Cap</u>	acitor Recom	mendations)	1	
56	V _{CORE}	_		_	_	_	Digital Supply Voltage. Bypass with 1.0μ F to V _{SS} .
48	V _{REG1}	_	_	_	_	_	Bypass with 4.7nF to V _{SS} . Do not connect this device pin to any other external circuitry.
14, 53	V _{DD}	_	_	_	_	_	GPIO Supply Voltage. Bypass with 4.7 μF to V_{SS}.
EP, 27, 52	V _{SS}	_	_	_	_	_	Digital Ground. Exposed pad (TQFN only). This pad must be connected to V _{SS} . Refer to <u>Application Note 3273:</u> <u>Exposed Pads: A Brief Introduction</u> for additional information.
47	V _{REF}	_	_	_	_	_	ADC External Reference Input. This is the reference input for the ADC converter. Bypass with $1.0\mu F$ to V _{SS} .
45	V _{DDA}	_	_	_	_	_	Analog Supply Voltage. This pin must always be connected to the V_{DD} device pin at the PCB level. Bypass this pin to V_{SSA} with 1.0µF as close as possible to the package.
46	V _{SSA}			_		_	Analog Ground
49	RSTN	_			_		Hardware Power Reset (Active-Low) Input. The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies except for real-time clock circuitry) and begins execution. This pin has an internal pullup to the V _{DD} supply.
CLOC	K PINS						
54	32KOUT	_	—	_	_	—	32kHz Crystal Oscillator Output. Refer to the <u>MAX32672 User Guide</u> for determination of the required external stability capacitors.
55	32KIN	—	—	—	_	—	32kHz Crystal Oscillator Input. Connect a 32kHz crystal between 32KIN and 32KOUT for RTC operation. Refer to the <u>MAX32672</u> <u>User Guide</u> for determination of the required external stability capacitors Optionally, this pin can be configured as the input for an external CMOS- level clock source.

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

			Fl		DE		
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
50	HFXIN	_	_	_	_	_	RF Crystal Oscillator Input. Connect the crystal between HFXIN and HFXOUT. Optionally, this pin can be configured as the input for an external square-wave source. See the <i>Electrical Characteristics</i> table for details of the crystal requirements. Refer to the <i>MAX32672 User Guide</i> for determination of the required external stability capacitors.
51	HFXOUT	_	_	_	_	_	RF Crystal Oscillator Output. Connect the crystal between HFXIN and HFXOUT. See <u>Electrical</u> <u>Characteristics</u> for details of the crystal requirements. Refer to the <u>MAX32672 User Guide</u> for determination of the required external stability capacitors.
GPIO /	AND ALTERI	NATE FUNCT					
6	P0.0	P0.0	SWDIO	—	TMR0C_IA	_	Single-Wire Debug I/O; Timer0 Port Map C Input 32 Bits or Lower 16 Bits
7	P0.1	P0.1	SWDCLK	_	TMR0C_OA	_	Single-Wire Debug Clock; Timer0 Port Map C Output 32 Bits or Lower 16 Bits
8	P0.2	P0.2	SPI0A_MIS O	UART1B_R X	TMR1C_IA	_	SPI0 Port Map A Master In Slave Out; UART1 Port Map B Rx; Timer1 Port Map C Input 32 Bits or Lower 16 Bits
9	P0.3	P0.3	SPI0A_MO SI	UART1B_T X	TMR1C_OA	—	SPI0 Master Out Slave In; UART1 Port Map B Tx; Timer1 Port Map C Output 32 Bits or Lower 16 Bits
10	P0.4	P0.4	SPI0A_SCK	UART1B_C TS	TMR2C_IA	_	SPI0 Serial Clock; UART1 Port Map B CTS; Timer2 Port Map C Input 32 Bits or Lower 16 Bits
11	P0.5	P0.5	SPI0A_SS0	UART1B_R TS	TMR2C_OA	HFX_CLK_ OUT	SPI0 Slave Select 0; UART1 Port Map B RTS; Timer2 Port Map C Output 32 Bits or Lower 16 Bits; ERFO Buffered Output
12	P0.6	P0.6	I2C0A_SCL	LPTMR0B_I A	SPI0C_SS1	QEA	I2C0 Serial Clock; Low-Power Timer0 Port Map A Input 32 Bits or Lower 16 Bits; SPI0 Slave Select 1; Quadrature Decoder Phase A Input
13	P0.7	P0.7	I2C0A_SDA	LPTMR0B_ OA	SPI0C_SS2	QEB	I2C0 Serial Data; Low-Power Timer0 Port Map A Output 32 Bits or Lower 16 Bits; SPI0 Slave Select 2; Quadrature Decoder Phase B Input

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

			Fl		DE		
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
28	P0.8	P0.8	UARTOA_R X	I2S0A_SDO	TMR0C_IA	AIN0/ AIN_C0_N/ AIN_C1_N	UART0 Port Map A Rx; I2S0 Serial Data Output; Timer0 Port Map C Input 32 Bits or Lower 16 Bits; Comparator Negative Input
29	P0.9	P0.9	UARTOA_T X	I2S0A_LRC LK	TMR0C_OA	AIN1/ AIN_C0_N/ AIN_C1_N	UART0 Port Map A Tx; I2S0 Left/ Right Clock; Timer0 Port Map C Output 32 Bits or Lower 16 Bits; Comparator Negative Input
30	P0.10	P0.10	UARTOA_C TS	I2S0A_BCL K	TMR1C_IA	AIN2/ AIN_C0_N/ AIN_C1_N	UART0 Port Map A CTS; I2S0 Bit Clock; Timer1 Port Map C Input 32 Bits or Lower 16 Bits; Comparator Negative Input
31	P0.11	P0.11	UART0A_R TS	I2S0A_SDI	TMR1C_OA	AIN3/ AIN_C0_N/ AIN_C1_N	UART0 Port Map A RTS; I2S0 Serial Data Input; Timer1 Port Map C Output 32 Bits or Lower 16 Bits; Comparator Negative Input
32	P0.12	P0.12	I2C1A_SCL	EXT_CLK2	TMR2C_IA	AIN4/ AIN_C0_P/ AIN_C1_P	I2C1 Serial Clock; Low-Power External Clock Input; Timer2 Port Map C Input 32 Bits or Lower 16 Bits; Comparator Positive Input
33	P0.13	P0.13	I2C1A_SDA	32KCAL	TMR2C_OA	AIN5/ AIN_C0_P/ AIN_C1_P	I2C1 Serial Data; 32.768kHz Calibration Output; Timer2 Port Map C Output 32 Bits or Lower 16 Bits; Comparator Positive Input
34	P0.14	P0.14	SPI1A_MIS O	UART2B_R X	TMR3C_IA	AIN6/ AIN_C0_P/ AIN_C1_P	SPI1 Master In Slave Out; UART2 Port Map B Rx; Timer3 Port Map C Input 32 Bits or Lower 16 Bits; Comparator Positive Input
35	P0.15	P0.15	SPI1A_MO SI	UART2B_T X	TMR3C_OA	AIN7/ AIN_C0_P/ AIN_C1_P	SPI1 Master Out Slave In; UART2 Port Map B Tx; Timer3 Port Map C Output 32 Bits or Lower 16 Bits; ADC Input 7/Comparator Positive Input
36	P0.16	P0.16	SPI1A_SCK	UART2B_C TS	TMR0C_IA	AIN8	SPI1 Serial Clock; UART2 Port Map B CTS; Timer0 Port Map C Input 32 Bits or Lower 16 Bits; ADC Input 8
41	P0.17	P0.17	SPI1A_SS0	UART2B_R TS	TMR0C_OA	AIN9	SPI1 Slave Select 0; UART2 Port Map B RTS; Timer0 Port Map C Output 32 Bits or Lower 16 Bits; ADC Input 9
42	P0.18	P0.18	I2C2A_SCL	—	TMR1C_IA	AIN10	I2C2 Serial Clock; Timer1 Port Map C Input 32 Bits or Lower 16 Bits; ADC Input 10
43	P0.19	P0.19	I2C2A_SDA	_	TMR1C_OA	AIN11	I2C2 Serial Data; Timer1 Port Map C Output 32 Bits or Lower 16 Bits; ADC Input 11
1	P0.20	P0.20	CM4_RX		TMR2C_IA	_	CM4 Rx Event Input; Timer2 Port Map C Input 32 Bits or Lower 16 Bits

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

			Fl		DE		
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
2	P0.21	P0.21	CM4_TX	_	TMR2C_OA	_	CM4 Tx Event Output; Timer2 Port Map C Output 32 Bits or Lower 16 Bits
3	P0.22	P0.22	LPTMR1A_I A	ADC_TRIG _B	TMR0C_IA	_	Low-Power Timer1 Port Map A Input; ADC Trigger Port Map B; Timer0 Port Map C Input 32 Bits or Lower 16 Bits
15	P0.23	P0.23	LPTMR1A_ OA	_	SPI0C_SS3	QEI	Low-Power Timer1 Port Map A Output; SPI0 Slave Select 3; Quadrature Decoder Index Input
16	P0.24	P0.24	LPUART0A _CTS	UART0B_R X	I2S0A_SD0	QES	Low-Power UART0 CTS; UART0 Port Map B Rx; I2S0 Serial Data Output; Quadrature Decoder Capture Input
17	P0.25	P0.25	LPUART0A _RTS	UART0B_T X	I2S0A_LRC LK	QMATCH	Low-Power UART0 RTS; UART0 Port Map B Tx; I2S0 Left/Right Clock; Quadrature Decoder Match Output
18	P0.26	P0.26	LPUART0A _RX	UART0B_C TS	I2SOC_BCL K	QDIR	Low-Power UART0 Rx; UART0 Port Map B CTS; I2S0 Bit Clock; Quadrature Decoder Direction Output
23	P0.27	P0.27	LPUART0A _TX	UART0B_R TS	I2S0C_SDI	QERR	Low-Power UART0 Port Map A Tx; UART0 Port Map B Request to Send; I2S0 Port Map C Serial Data Input; Quadrature Decoder Error Output
24	P0.28	P0.28	UART1A_R X	EXT_CLK1	TMR3C_IA	_	UART1 Port Map A Receive; Timer3 Port Map C Input 32 Bits or Lower 16 Bits; External Clock Input
25	P0.29	P0.29	UART1A_T X	SPI1_SS0	TMR3C_OA	ADC_TRIG _D	UART1 Port Map A Transmit; SPI1 Port Map B Slave Select 0;Timer3 Port Map C Output 32 Bits or Lower 16 Bits; ADC Trigger Port Map D
26	P0.30	P0.30	UART1A_C TS	_	TMR3C_IA	_	UART1 Port Map A Clear to Send; Timer3 Port Map C Input 32 Bits or Lower 16 Bits
44	P0.31	P0.31	UART1A_R TS	_	TMR3C_OA	_	UART1 Port Map A Request to Send; Timer3 Port Map C Output 32 Bits or Lower 16 Bits
4	P1.0	P1.0	_	_	TMR1C_IA	_	Timer1 Port Map C Input 32 Bits or Lower 16 Bits
20	P1.1	P1.1	SPI2A_MIS O	UART0B_R X	TMR3C_OA	_	SPI2 Port Map A Master In Slave Out; UART0 Port Map B Receive; Timer3 Port Map C Output 32 Bits or Lower 16 Bits

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

			Fl	JNCTION MOD	DE		
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
19	P1.2	P1.2	SPI2A_MO SI	UARTOB_T X	TMR3C_IA		SPI2 Port Map A Master Out Slave In; UART0 Port Map B Transmit; Timer3 Port Map C Input 32 Bits or Lower 16 Bits; Divided_Clock_Output
22	P1.3	P1.3	SPI2A_SCK	UART0B_C TS	_	—	SPI2 Port Map A Serial Clock; UART0 Port Map B Clear to Send
21	P1.4	P1.4	SPI2A_SS0	UART0B_R TS	TMR0C_OA	ADC_TRIG _D	SPI2 Port Map A Slave Select 0; UART0 Port Map B Request to Send; Timer0 Port Map C Output 32 Bits or Lower 16 Bits; ADC Trigger Port Map D
37	P1.5	P1.5	UART2A_R X	—	_	—	UART2 Port Map A Receive
38	P1.6	P1.6	UART2A_T X	—	_	—	UART2 Port Map A Transmit
39	P1.7	P1.7	UART2A_C TS	_	_	—	UART2 Port Map A Clear to Send
40	P1.8	P1.8	UART2A_R TS	_			UART2 Port Map A Request to Send
5	P1.9	P1.9	_	—	TMR1C_OA	_	Timer1 Port Map C Output 32 Bits or Lower 16 Bits

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Detailed Description

The MAX32672 is an ultra-low-power, cost-effective, highly integrated microcontroller designed for battery-powered devices and wireless sensors. It combines a flexible and versatile power management unit with the powerful Arm Cortex-M4 processor with FPU. The device enables designs with complex sensor processing without compromising battery life. It also offers legacy designs an easy and cost-optimal upgrade path from 8- or 16-bit microcontrollers. Error correction coding (single error correction, double error detection, or SEC-DED) for flash and SRAM provides extremely reliable code execution. The device integrates 1MB of dual-bank flash memory and 200KB (160KB with ECC enabled) of SRAM to accommodate application and sensor code. A 1Msps, 12-channel, 12-bit SAR ADC is integrated for the digitization of analog sensor signals or other analog measurements.

The device features five powerful and flexible power modes. It can operate from a single-supply battery or a dual-supply typically provided by a PMIC. The I²C ports support Standard, Fast, Fast-mode Plus, and High Speed modes, operating up to 3400kbps. The SPI ports can run up to 50MHz in both master and slave mode. Four general-purpose 32-bit timers, two low-power 32-bit timers, two windowed watchdog timers, and a real-time clock (RTC) are also provided. An I²S interface provides digital audio streaming to a codec.

Arm Cortex-M4 Processor with FPU Engine

The Arm Cortex-M4 with FPU processor combines high-efficiency signal processing functionality with low power, low cost, and ease of use.

The Arm Cortex-M4 with FPU DSP supports single instruction, multiple data (SIMD) path DSP extensions, providing:

- Four parallel 8-bit add/sub
- Floating point single precision
- Two parallel 16-bit add/sub
- Two parallel MACs
- 32- or 64-bit accumulate
- Signed, unsigned, data with or without saturation

Memory

Internal Flash Memory

The 1MB internal flash memory with error correction provides nonvolatile storage of program and data memory. The flash is organized in two equal sizes, physically separate banks (dual bank) to allow execute-while-write operation and facilitate "live FW upgrades."

Internal SRAM

The internal 200KB SRAM provides low-power retention of application information in all power modes except STORAGE. The SRAM can be configured as 160KB with Error Correction Coded (ECC) SEC-DED for enhanced system reliability. The SRAM can be divided into granular banks that create a flexible SRAM retention architecture. This data retention feature is optional and is configurable. This granularity allows the application to minimize its power consumption by only retaining the essential data.

Clocking Scheme

The internal primary oscillator (IPO) operates at a nominal frequency of 100MHz.

Optionally, the software can select one of five other oscillators depending upon power needs:

- 80kHz oscillator (INRO)
- 32.768kHz oscillator (external crystal required) (ERTC0)
- 7.3728MHz oscillator (IBRO)
- 16MHz–32MHz oscillator (external crystal required) (ERFO)
- External square-wave clocks up to 50MHz

This clock is the primary clock source for digital logic and peripherals.

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

An external 32.768kHz timebase is required when using the RTC. A separate external square-wave clock can be used as a source for LPTMR0/1 and LPUART0 in the Always-On domain.



Figure 7. Clocking Scheme

General-Purpose I/O and Special Function Pins

Most general-purpose I/O (GPIO) pins share a firmware-controlled I/O function and one or more special function signals associated with peripheral modules. The software can individually enable pins for GPIO or peripheral special function use. Configuring a pin as a special function usually supersedes its use as a software-controlled I/O. Multiplexing between peripheral and GPIO functions is usually static but can also be done dynamically by software. The electrical characteristics of a GPIO pin are identical whether the pin is configured as an I/O or special function, except where

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

explicitly noted in the *Electrical Characteristics* tables.

In GPIO mode, each port pin has an interrupt function that can be independently enabled by software and configured as a level- or edge-sensitive interrupt. All GPIOs share the same interrupt vector. Some packages do not have all of the GPIOs available.

When configured as GPIOs, the following features are provided. These features can be independently enabled or disabled on a per-pin basis.

- Configurable as input, output, bidirectional, or high-impedance
- Optional internal pullup resistor or internal pulldown resistor when configured as input
- Exit from low-power modes on rising or falling edge
- Selectable standard- or high-drive modes

The MAX32672 provides up to 42 GPIOs. See the <u>Ordering Information</u> table for the specific number of GPIOs by part number.

Standard DMA Controller

The standard direct memory access (DMA) controller provides a means to offload the CPU for memory/peripheral data transfer leading to a more power-efficient system. It allows automatic one-way data transfer between two entities. These entities can be either memories (flash or SRAM) or peripherals. The transfers are done without using CPU resources. The following transfer modes are supported:

- 12 channel
- Peripheral to memory
- Memory to peripheral
- Memory to memory
- Event support

All DMA transactions consist of an AHB burst read into the DMA FIFO followed immediately by an AHB burst write from the FIFO.

Power Management

Power Management Unit

The power management unit (PMU) provides the optimal mix of high-performance and low-power consumption. It exercises intelligent, precise control of power distribution to the CPU and peripheral circuitry.

The PMU provides the following features:

- User-configurable system clock
- Automatic enabling and disabling of crystal oscillators based on power mode
- Multiple clock domains
- · Fast wakeup of powered-down peripherals when activity detected

ACTIVE Mode

In this mode, the CPU executes software and all digital and analog peripherals are available on demand. Dynamic clocking disables local clocks in peripherals that are not in use. This mode corresponds to the Arm Cortex-M4 processor with FPU ACTIVE mode.

SLEEP Mode

This mode allows for lower power consumption operations than ACTIVE mode. The CPU is asleep, peripherals are on, and the standard DMA block is available. The GPIO or any active peripheral can be configured to interrupt and cause a transition to the ACTIVE mode. This mode corresponds to the Arm Cortex-M4 processor with FPU SLEEP mode.

DEEPSLEEP Mode

In this mode, CPU and critical peripheral configuration settings and all volatile memory are preserved.

The device status is as follows:

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

- CPU is powered down. System state and all SRAM is retained.
- The GPIO pins retain their state.
- The transition from DEEPSLEEP to ACTIVE mode is faster than the transition from BACKUP mode because system initialization is not required.
- The system oscillators are all disabled to provide additional power savings over SLEEP mode.
- LPUART0 and LPTMR0/1 can be active and are optional wake-up sources.

This mode corresponds to the Arm Cortex-M4 with FPU DEEPSLEEP mode.

BACKUP Mode

This mode places the CPU in a static, low-power state. BACKUP mode supports the same wake-up sources as DEEPSLEEP mode.

The device status is as follows:

- CPU is powered down.
- SRAM retention as per Table 1.
- LPUART0 and LPTMR0/1 can be active and are optional wake-up sources.

Table 1. BACKUP Mode RAM Retention

RAM BLOCK	SRAM SIZE	RETAINED SRAM	ТҮРЕ
SYSRAM0	20KB	18KB	16KB + 4KB ECC
SYSRAM1	20KB	14KB	16KB + 4KB ECC
SYSRAM2	80KB	80KB	64KB + 16KB ECC
SYSRAM3	80KB	80KB	64KB + 16KB ECC

Note: The boot ROM uses certain ranges of SRAM during a system reset, watchdog timer reset, an external reset, and exiting from BACKUP. The devices uses this RAM to perform system checks. As a result, not all of each RAM can be retained during an exit from BACKUP.

STORAGE Mode

The device status is as follows:

- CPU is powered off.
- All peripherals are powered off.
- Wake-up from GPIO interrupt.
- The RTC can be enabled by software before entering STORAGE mode.
- No SRAM retention.

Real-Time Clock (RTC)

An RTC keeps the time of day in absolute seconds. The 32-bit seconds register can count up to approximately 136 years and be translated to calendar format by application software.

The RTC provides a time-of-day alarm programmed by software to any future value between 1 second and 12 days. When configured for long intervals, the time-of-day alarm can be used as a power-saving timer, allowing the device to remain in an extremely low-power mode but still awaken periodically to perform assigned tasks. Software can program a second independent 32-bit 1/4096 sub-second alarm between 244µs and 12 days. Both can be configured as recurring alarms. When enabled, either alarm can cause an interrupt or wake the device from most low-power modes.

The time base is generated by a 32.768kHz crystal or an external clock source that must meet the electrical/timing requirements in the *Electrical Characteristics* table.

An RTC calibration feature allows the software to compensate for minor variations in the RTC oscillator, crystal, temperature, and board layout. Enabling the 32KCAL alternate function outputs a timing signal derived from the RTC. External hardware can measure the frequency and adjust the RTC frequency in increments of ±127ppm with a 1ppm resolution. Under most circumstances, the oscillator does not require any calibration.

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Windowed Watchdog Timer (WDT)

Microcontrollers are often used in harsh environments where electrical noise and electromagnetic interference (EMI) are abundant. Without proper safeguards, these hazards can disturb device operation and corrupt program execution. One of the most effective countermeasures is the windowed WDT, which detects runaway code or system unresponsiveness.

The WDT is a 32-bit, free-running counter with a configurable prescaler. When enabled, the WDT must be periodically reset by the application software. Failure to reset the WDT within the user-configurable timeout period indicates that the application software is not operating correctly and results in a WDT timeout. A WDT timeout can trigger an interrupt, system reset, or both. Either response forces the instruction pointer to a known good location before resuming instruction execution. The windowed timeout period feature provides more detailed monitoring of system operation, requiring the WDT to be reset within a specific time window.

One or more instances of the peripheral are provided, as shown in <u>Table 2</u>. See the <u>Ordering Information</u> table for the specific instances available by part number.

INSTANCE	OPERATING MODES	CLOCK SOURCE								
	OPERATING MODES	PCLK	IPO	IBRO	ERFO	INRO	ERTCO	EXT_CLK1	EXT_CLK2	
WDT0	ACTIVE SLEEP	YES	YES	YES	YES	YES	YES	YES	NO	
WDT1	ACTIVE SLEEP	YES	YES	YES	YES	YES	YES	YES	NO	

Table 2. MAX32672 Watchdog Timer Instances

32-Bit Timer/Counter/PWM (TMR, LPTMR)

General-purpose, 32-bit timers provide timing, capture/compare, or generate pulse-width modulated (PWM) signals with minimal software interaction.

The timer provides the following features:

- 32-bit up/down auto-reload
- Programmable prescaler
- PWM output generation
- Capture, compare, and capture/compare capability
- External pin multiplexed with GPIO for timer input, clock gating, or capture
- Timer output pin
- TMR0-TMR3 configurable as 2 × 16-bit general-purpose timers
- Timer interrupt

The MAX32672 provides six 32-bit timers (TMR0, TMR1, TMR2, TMR3, LPTMR0, LPTMR1). The LPTMR0 and LPTMR1 are capable of operation in the SLEEP, DEEPSLEEP, and BACKUP low-power modes.

The I/O functionality is supported for all of the timers. Note that the function of a port can be multiplexed with other functions on the GPIO pins, so it might not be possible to use all the ports depending on the device configuration. One or more instances of the peripheral are provided, as shown in <u>Table 3</u>.

See the <u>Ordering Information</u> table for the specific instances available by part number.

Table 3. MAX32672 Timer Instances

INSTANCE	SINGLE	DUAL	OPERATING	CLOCK SOURCE							
INSTANCE	32-BIT	16-BIT	MODES	PCLK	IBRO	ERFO	INRO	ERTCO	EXT_CLK1	EXT_CLK2	
TMR0	YES	YES	ACTIVE	YES	YES	YES	NO	NO	YES	NO	
TMR1	YES	YES	ACTIVE	YES	YES	YES	NO	NO	YES	NO	
TMR2	YES	YES	ACTIVE	YES	YES	YES	NO	NO	YES	NO	
TMR3	YES	YES	ACTIVE	YES	YES	YES	NO	NO	YES	NO	
LPTMR0	YES	NO	ACTIVE SLEEP	AOD_CLK	NO	NO	YES	YES	NO	YES	

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

INSTANCE	SINGLE	DUAL	OPERATING	CLOCK SOURCE							
INSTANCE	32-BIT	16-BIT	MODES	PCLK	IBRO	ERFO	INRO	ERTCO	EXT_CLK1	EXT_CLK2	
			DEEPSLEEP	NO							
			BACKUP	NO							
LPTMR1			AOD_CLK	NO	NO	VES	YES	NO	YES		
	YES	NO	DEEPSLEEP BACKUP	NO	NO	NO	YES	YES	NO	TES	

Table 3. MAX32672 Timer Instances (continued)

Serial Peripherals

I²C Interface

The I²C interface is a bidirectional, two-wire serial bus that provides a medium-speed communications network. It can operate as a one-to-one, one-to-many, or many-to-many communications medium. The I²C master/slave interfaces to a wide variety of I²C-compatible peripherals. These engines support standard-mode, fast-mode, fast-mode plus, and high-speed mode I²C speeds. It provides the following features:

- Master or slave mode operation
 - Supports up to four different slave addresses in slave mode
- Supports standard 7-bit addressing or 10-bit addressing
- RESTART condition
- Interactive receive mode
- Transmit FIFO preloading
- Support for clock stretching to allow slower slave devices to operate on higher speed busses
- Multiple transfer rates
 - Standard mode: 100kbps
 - Fast mode: 400kbps
 - Fast mode plus: 1000kbps
 - · High-speed mode: 3400kbps
- Internal filter to reject noise spikes
- Receive FIFO depth of 8 bytes
- Transmit FIFO depth of 8 bytes

One or more instances of the peripheral are provided, as shown in <u>Table 4</u>. See the <u>Ordering Information</u> table for the specific instances available by part number.

Table 4. MAX32672 I²C Instances

INSTANCE	POWER MODES
I2C0	ACTIVE SLEEP
I2C1	ACTIVE SLEEP
I2C2	ACTIVE SLEEP

Serial Peripheral Interface (SPI)

The SPI is a highly configurable, flexible, and efficient synchronous interface between multiple SPI devices on a single bus. The bus uses a single clock signal and multiple data signals and one or more slave select lines to address only the intended target device. The SPI operates independently and requires minimal processor overhead.

The provided SPI peripherals can operate in either slave or master mode and provide the following features:

• SPI modes 0, 1, 2, and 3 for single-bit communication

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

- 3- or 4-wire mode for single-bit slave device communication
- Full-duplex operation in single-bit, 4-wire mode
- Multimaster mode fault detection
- Programmable interface timing
- Programmable SCK frequency and duty cycle
- 32-byte transmit and receive FIFOs
- Slave select assertion and deassertion timing relative to leading/trailing SCK edge

One or more instances of the peripheral are provided, as shown in <u>Table 5</u>. See the <u>Ordering Information</u> table for the specific instances available by part number.

Table 5. MAX32672 SPI Instances

INSTANCE	DATA	SLAVE SELECT LINES	MAXIMUM FREQUENCY (MASTER MODE) (MHz)	MAXIMUM FREQUENCY (SLAVE MODE) (MHz)
SPI0	3 wire, 4 wire	4	50	50
SPI1	3 wire, 4 wire	1	50	50
SPI2	3 wire, 4 wire	1	50	50

I²S Interface

The I²S interface is a bidirectional, 4-wire serial bus that provides serial communications for codecs and audio amplifiers compliant with the I²S Bus Specification, June 5, 1996. It provides the following features:

- Slave mode operation
- 8-, 16-, 24-, and 32-bit frames
- Receive and transmit DMA support
- Wakeup on FIFO status (full/empty/threshold)
- · Pulse density modulation support for the receive channel
- Word select polarity control
- First-bit position selection
- Interrupts generated for FIFO status
- Receiver FIFO depth of 32 bytes
- Transmitter FIFO depth of 32 bytes

The MAX32672 provides one instance of the I²S peripheral (I2S0).

UART

The universal asynchronous receiver-transmitter (UART, LPUART) interface supports full-duplex asynchronous communication with optional hardware flow control (HFC) modes to prevent data overruns. If HFC mode is enabled on a given port, the system uses two extra pins to implement the industry-standard request-to-send (RTS) and clear-to-send (CTS) flow control signaling. Each LPUART is individually programmable.

- 2-wire interface or 4-wire interface with flow control
- 8-byte send/receive FIFO
- Full-duplex operation for asynchronous data transfers
- Interrupts available for frame error, parity error, CTS, receive FIFO overrun, and FIFO full/partially full conditions
- Automatic parity and frame error detection
- Independent baud-rate generator
- Programmable 9th-bit parity support
- Multidrop support
- Start/stop bit support
- Hardware flow control using RTS/CTS
- Two DMA channels can be connected (read and write FIFOs)
- Programmable word size (5 bits to 8 bits)

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

LPUART0 is capable of operation in SLEEP, DEEPSLEEP, and BACKUP low-power modes.

One or more instances of the peripheral are provided, as shown in <u>Table 6</u>. See the <u>Ordering Information</u> table for the specific instances available by part number.

INSTANCE	MODE	CLOCK SOURCE								
INSTANCE		PCLK	IBRO	ERFO	INRO	ERTCO	EXT_CLK1	EXT_CLK2		
UART0	ACTIVE	YES	YES	YES	NO	NO	YES	NO		
UART1	ACTIVE	YES	YES	YES	NO	NO	YES	NO		
UART2	ACTIVE	YES	YES	YES	NO	NO	YES	NO		
LPUART0	ACTIVE SLEEP	AOD_CLK	NO	NO	YES	YES	NO	YES		
LFUARTU	DEEPSLEEP BACKUP	NO		UN	123	TES	UNU	123		

Table 6. MAX32672 UART Instances

Quadrature Decoder

The quadrature decoder converts rotational information derived from optical or magnetic encoders to counts representing a shaft's angle and rotational velocity.

The following features are provided:

- x1, x2, and x4 mode selection
- 32-bit counter
- Index input
- Rotational direction and error outputs
- On-chip deglitch filters

The MAX32672 provides one instance of the quadrature decoder (QDEC).

Analog-to-Digital Converter (ADC)

The 12-bit SAR ADC provides an integrated reference generator and a single-ended input multiplexer. The multiplexer selects an input channel from one of the 12 external analog input signals (AIN0–AIN11), the internal power supply inputs, or an internal temperature sensor.

The reference for the ADC can be:

- External V_{REF} input
- V_{DDA} analog supply

The ADC measures the following voltages:

- AIN[11:0] up to 3.3V
- V_{DD}
- V_{CORE}
- V_{DDA}
- Internal die temperature sensor input

Security

AES

The dedicated hardware-based AES engine supports the following algorithms:

- AES-128
- AES-192
- AES-256

AES keys can be generated by the TRNG, and software can store the keys in a dedicated protected flash region. If keys are stored in the dedicated protected flash region, the keys are automatically loaded to the AES system key registers on

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

power-on reset and system reset. The AES key registers can not be read by software.

Secure Cryptographic Accelerator (SCA)

This hardware accelerator is dedicated to asymmetrical cryptographic operations, specially optimized ECDSA P-256 curve cryptographic operations such as signatures and verifications. It also accelerates low-level operations such as modular addition, subtraction, multiplication, division, and scalar operations.

The following features are provided:

- ECC operations of 256, 384, and 521 bits
- · Pointer-based architecture to easily access SCA memory without memory transfer overhead
- Support for Jacobian and affine coordinates
- SPA, DPA, and fault attack countermeasures
- Precalculated point support to speed ECC processing (ECDSA P-256)
- EdDSA algorithms such as Ed25519 and Ed448 can also be implemented (supported in TLS 1.3), as well as X25519
- Dedicated input for the private key

True Random Number Generator (TRNG)

Random numbers are a vital part of a secure application, providing random numbers useable for cryptographic seeds or strong cryptography keys to ensure data privacy. Software can use random numbers to trigger asynchronous events that result in nondeterministic behavior. Random strings can be added to to messages to make encryption indeterministic and therefore avoid replay attacks.

The TRNG is continuously updated by a high-quality, physically-unpredictable entropy source. It generates one random bit per cryptographic clock cycle.

The TRNG can support the system-level validation of many security standards. Contact Analog Devices for details of compliance with specific standards.

CRC Module

A cyclic redundancy check (CRC) hardware module provides fast calculations and data integrity checks by application software. The CRC polynomial is programmable to support custom CRC algorithms, as well as the common algorithms shown in <u>Table 7</u>.

Table 7. Common CRC Polynomials

ALGORITHM	POLYNOMIAL EXPRESSION
CRC-32-ETHERNET	$x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x^1 + x^0$
CRC-CCITT	$x^{16} + x^{12} + x^5 + x^0$
CRC-16	$x^{16} + x^{15} + x^2 + x^0$
USB DATA	$x^{16} + x^{15} + x^2 + x^0$
PARITY	x ¹ + x ⁰

SHA-2

SHA-2 is a cryptographic hash function. It authenticates user data and verifies its integrity. It is used for digital signatures. The device provides a hardware SHA-2 engine for fast computation of digests supporting:

- SHA-224
- SHA-256
- SHA-384
- SHA-512

Software Integrity and Root of Trust

Root of Trust

On devices that support SCPBL, the root of trust starts with trusted software and the microcontroller's complement of

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

security features. Communications between a host and the device must be secure and authenticated, and program integrity must be verified each time before execution to ensure the device's trustworthiness. The device's root of trust is based on a secret Analog Devices root verification key and a signed customer verification key (CVK). Customers submit their public CVK, which is then signed, and a certificate is sent back to the customer. This process is quick and required only once, before the software is released for the first time, and is unnecessary during the software development. A customer can then load their own key and download their signed binary executable code.

Secure Communications Protocol Bootloader (SCPBL)

On devices that support SCPBL, communication between a host system and the device uses a system of ECDSA-256 digitally signed packets. This guarantees the integrity and authenticity of all communication before executing configuration commands and loading or verifying program memory. One or more serial interfaces are available for communication. This also enables the assembly and programming of the customer's final product by third-party assembly houses without the required cost and complexity of ensuring that the assembly house implements and maintains a secure production facility. It also allows in-field software upgrades to deployed products, thus eliminating the costly need to return a product to the manufacturer for any software changes. The serial interfaces available for SCPBL communication are shown in <u>Table 8</u>. Following any reset or exit from certain low-power modes, the device tests the assigned stimulus pin and, if active, begins an SCPBL session. The stimulus pin can be reassigned once an SCPBL session begins. The host can disable the bootloader interface before deployment to prevent any changes to program memory.

See the Ordering Information table for availability.

Secure Boot

On devices that support SCPBL, the device performs a secure boot to confirm that the root of trust has not been compromised. Following every reset and exit from certain low-power modes, the secure boot verifies the digital signature of the program memory to confirm it has not been modified or corrupted, ensuring the trustworthiness of the application software. Failure to verify the digital signature transitions the device to safe mode, which prevents execution of the customer code. During the development phase, the bootloader can be reactivated and a new, trusted program memory loaded.

Debug and Development Interface

The device provides an Arm Debug Access Port (DAP) that supports debugging during application development. The DAP enables an external debugger to access the device. The DAP is a standard Arm CoreSight[™] serial wire debug (SWD) port and uses a two-pin serial interface (SWDCLK and SWDIO).

Coresight is a trademark of Arm Limited.

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Applications Information

Bypass Capacitor Recommendations

The proper use of bypass capacitors reduces noise generated by the IC into the ground plane. The <u>Pin Descriptions</u> table indicates which pins should be connected to bypass capacitors and the appropriate ground plane.

It is recommended that one instance of a bypass capacitor should be connected to each pin/ball of the IC package. For example, if the <u>Pin Descriptions</u> table shows four device pins associated with voltage supply A, a separate capacitor should be connected to each pin for a total of four capacitors.

Place capacitors as close as possible to their corresponding device pins. When more than one value of capacitor is recommended per pin, the capacitors should be placed in parallel starting with the lowest value capacitor closest to the pin.

Bootloader Activation

The SCPBL can use the interfaces shown in Table 8.

Table 8. Bootloader Activation Summary

PART NUMBERS	BOOTLOADER INTERFACE UART	DEFAULT STIMULUS PIN
MAX32672GTLBL MAX32672GTNBL	UART0A_RX/UART0A_TX	P0.10 (Active Low)

On devices that support SCPBL, the SCPBL is activated following any reset or existing certain low-power modes if the assigned stimulus pin is asserted. The design must ensure that the desired bootloader interface and stimulus pin is accessible by the host or the SCPBL cannot be activated. A different stimulus pin can be assigned once an SCPBL session has been started.

The RSTN signal must also be accessible by the host for initial synchronization with the SCPBL.

Single Supply Operation

ACTIVE Mode

Table 9. Fixed V_{DD} Current Consumption ACTIVE Mode, IPO, Single Supply

DADAMETER		CONDITIONS				TYPICA	L		
PARAMETER	SYMBOL	CONDITIONS		-40°C	+25°C	+55°C	+85°C	+105°C	UNITS
			OVR = [10], internal regulator set to 1.1V	700	890	1260	1930	2770	
V _{DD} Current, ACTIVE Mode	IDD_FACTS	Fixed, IPO enabled, total current into V_{DD} pin, V_{DD} = 3.3V, CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [01], internal regulator set to 1.0V	580	730	1020	1560	2260	μΑ
			OVR = [00], internal regulator set to 0.9V	500	620	850	1280	1860	

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Table 9. Fixed V_{DD} Current Consumption ACTIVE Mode, IPO, Single Supply (continued)

PARAMETER	SYMBOL	CONDITIONS				TYPICA	L		UNITS
PARAMETER	STIVIDUL	CONDITIONS		-40°C	+25°C	+55°C	+85°C	+105°C	UNITS
			OVR = [10], internal regulator set to 1.1V	670	860	1230	1890	2870	
		Fixed, IPO enabled, total current into V_{DD} pin, V_{DD} = 1.8V, CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [01], internal regulator set to 1.0V	560	710	1000	1530	2210	
			OVR = [00], internal regulator set to 0.9V	480	590	820	1250	1820	

SLEEP Mode Table 10. Fixed V_{DD} Current Consumption SLEEP Mode, IPO, Single Supply

						TYPICA	L	-	
PARAMETER	SYMBOL	CONDITIONS		-40°C	+25°C	+55°C	+85°C	+105°C	UNITS
			OVR = [10], internal regulator set to 1.1V	700	890	1260	1930	2770	
V _{DD} Current,	L	Fixed, IPO enabled, total current into V_{DD} pin, V_{DD} = 3.3V, CPU in SLEEP mode, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [01], internal regulator set to 1.0V	580	730	1020	1560	2260	
SLEEP Mode	IDD_FSLPS		OVR = [00], internal regulator set to 0.9V	500	620	850	1280	1860	μA
		Fixed, IPO enabled, total current into V_{DD} pin, V_{DD} = 1.8V, CPU in SLEEP mode, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [10], internal regulator set to 1.1V	670	860	1230	1890	2870	

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Table 10. Fixed VDD Current Consumption SLEEP Mode, IPO, Single Supply(continued)

DADAMETER	OVMDOL	CONDITIONS			TYPICA	L		
PARAMETER	SYMBOL	CONDITIONS	-40°C	+25°C	+55°C	+85°C	+105°C	UNITS
		OVR = [01], internal regulator set to 1.0V	560	710	1000	1530	2210	
		OVR = [00], internal regulator set to 0.9V	480	590	820	1250	1820	

ACTIVE Mode

Table 11. Fixed V_{DD} Current Consumption ACTIVE Mode, IBRO, Single Supply

DADAMETED		CONDITIONS	CONDITIONS			TYPICA	L		
PARAMETER	SYMBOL	CONDITIONS		-40°C	+25°C	+55°C	+85°C	+105°C	UNITS
			OVR = [10], internal regulator set to 1.1V	170	450	800	1450	2280	
		Fixed, IBRO enabled, total current into V_{DD} pin, V_{DD} = 3.3V, CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [01], internal regulator set to 1.0V	260	390	660	1180	1870	
V _{DD} Current, ACTIVE Mode	IDD_FACTS		OVR = [00], internal regulator set to 0.9V	240	340	550	980	1540	μA
		Fixed, IBRO enabled, total current into V_{DD} pin, V_{DD} = 1.8V, CPU in ACTIVE mode 0MHz execution, ECC	OVR = [10], internal regulator set to 1.1V	240	410	760	1400	2220	
		disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [01], internal regulator set to 1.0V	230	350	620	1140	1810	

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Table 11. Fixed V_{DD} Current Consumption ACTIVE Mode, IBRO, Single Supply (continued)

PARAMETER	SYMBOL	CONDITIONS			TYPICA	L		UNITS
PARAMETER	STIVIDUL	CONDITIONS	-40°C	+25°C	+55°C	+85°C	+105°C	UNITS
		OVR = [00], internal regulator set to 0.9V	210	310	520	940	1490	

SLEEP Mode

Table 12. Fixed V_{DD} Current Consumption SLEEP Mode, IBRO, Single Supply

PARAMETER	SYMBOL	CONDITIONS				TYPICA	L		UNITS
PARAMETER	STIVIDUL	CONDITIONS		-40°C	+25°C	+55°C	+85°C	+105°C	UNITS
			OVR = [10], internal regulator set to 1.1V	270	450	800	1450	2280	
		Fixed, IBRO enabled, total current into V_{DD} pin, V_{DD} = 3.3V, CPU in SLEEP mode, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/ sink 0mA	OVR = [01], internal regulator set to 1.0V	260	390	660	1180	1870	
V _{DD} Current,	1		OVR = [00], internal regulator set to 0.9V	240	340	550	980	1540	μΑ
SLĒEP Mode	IDD_FSLPS		OVR = [10], internal regulator set to 1.1V	240	410	760	1400	2220	μΛ
		Fixed, IBRO enabled, total current into V_{DD} pin, V_{DD} = 1.8V, CPU in SLEEP mode, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [01], internal regulator set to 1.0V	230	350	620	1140	1810	
			OVR = [00], internal regulator set to 0.9V	210	310	520	940	1490	

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

DEEPSLEEP Mode

Table 13. Fixed V_{DD} Current Consumption DEEPSLEEP Mode, Single Supply

PARAMETER	SYMBOL	CONDITIONS				TYPICA	L		UNITS
PARAMETER	STMBOL	CONDITIONS	-40°C	+25°C	+55°C	+85°C	105°C	UNITS	
V _{DD} Fixed Current,	I	Standby state with full data retention and 200KB SRAM retained	V _{DD} = 3.3V	2	5.3	16.2	43.9	89	
DEEPSLEEP Mode	^I DD_FDSLS	Standby state with full data retention and 200KB SRAM retained	V _{DD} = 1.8V	1.8	5	15.7	43.3	87.9	μA

BACKUP Mode

Table 14. Fixed V_{DD} Current Consumption BACKUP Mode, Single Supply

DADAMETED	SYMBOL		CONDITIONS			TYPICA	L		UNITS
PARAMETER V _{DD} Fixed Current, BACKUP Mode	STIVIDUL		SONDITIONS	-40°C	+25°C	+55°C	+85°C	+105°C	UNITS
			0KB SRAM retained, retention regulator disabled	0.3	0.35	0.75	1.7	3.2	
	IDD_FBKUS	V _{DD} = 3.3V,	20KB SRAM retained	0.65	1.14	2.7	6.7	13.2	
		RTC disabled	40KB SRAM retained	0.8	1.6	4.1	10.5	21	
			120KB SRAM retained	1.2	2.7	7.3	19.2	38.7	Í Í
V _{DD} Fixed Current,			200KB SRAM retained	1.6	3.8	10.5	27.9	56.4	
BĀCKUP Mode			0KB SRAM retained, retention regulator disabled	0.06	0.09	0.33	0.96	2.2	μA
		V _{DD} = 1.8V,	20KB SRAM retained	0.5	0.9	2.3	6	12.2	
		RTC disabled	40KB SRAM retained	0.65	1.3	3.7	9.8	19.9	
			120KB SRAM retained	1	2.4	6.9	18.4	37.4	
			200KB SRAM retained	1.5	3.5	10.1	26.9	54.7	

STORAGE Mode Table 15. Fixed V_{DD} Current Consumption STORAGE Mode, Single Supply

		-			-		-	
PARAMETER	SYMBOL	CONDITIONS			TYPICAL	-		UNITS
PARAIMETER	STMBOL	CONDITIONS	-40°C	+25°C	+55°C	+85°C	105°C	
V Fixed Current STORACE Mede	1	V _{DD} = 3.3V	0.27	0.4	0.74	1.6	3.2	
V _{DD} Fixed Current, STORAGE Mode	IDD_FSTOS	V _{DD} = 1.8V	0.06	0.09	0.34	0.97	2.2	μA

Dual Supply Operation

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

ACTIVE Mode

Table 16. Fixed V_{CORE} Current Consumption ACTIVE Mode, IPO, Dual Supply

PARAMETER	SYMBOL	CONDITIONS				TYPICA	L		UNITS
PARAMETER	STMBOL	CONDITIONS		-40°C	+25°C	+55°C	+85°C	+105°C	UNITS
V _{CORE} Fixed Current, ACTIVE Mode	ICORE_FACTD		OVR = [10], V _{CORE} set to 1.1V	240	420	750	1370	2170	
		RE_FACTD Fixed, IPO enabled, total current into V _{CORE} pin, CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [01], V _{CORE} set to 1.0V	120	260	510	1010	1660	μΑ
			OVR = [00], V _{CORE} set to 0.9V	44	140	300	670	1150	

ACTIVE Mode

Table 17. Fixed V_{DD} Current Consumption ACTIVE Mode, IPO, Dual Supply

DADAMETED						TYPICA	L		
PARAMETER	SYMBOL	CONDITIONS		-40°C	+25°C	+55°C	+85°C	+105°C	UNITS
			OVR = [10], V _{CORE} = 1.1V	400	430	450	480	510	
		FACTD Fixed, IPO enabled, total current into V_{DD} pin, V_{DD} = 1.8V, CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [01], V _{CORE} = 1.0V	400	430	450	480	510	
V _{DD} Current, ACTIVE	I		OVR = [00], V _{CORE} = 0.9V	400	430	450	480	510	
Mode	IDD_FACTD		OVR = [10], V _{CORE} = 1.1V	380	410	430	460	490	μA
			OVR = [01], V _{CORE} = 1.0V	380	410	430	460	490	
			OVR = [00], V _{CORE} = 0.9V	380	410	430	460	490	

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

SLEEP Mode

Table 18. Fixed V_{CORE} Current Consumption SLEEP Mode, IPO, Dual Supply

PARAMETER	SYMBOL	CONDITIONS				TYPICA	L		UNITS
PARAMETER	STMBOL	CONDITIONS		-40°C	+25°C	+55°C	+85°C	+105°C	UNITS
V _{CORE} Current, SLEEP Mode	ICORE_FSLPD	Fixed, IPO enabled, total current into V _{CORE} pin, CPU in SLEEP mode, ECC disabled, inputs tied to	OVR = [10], V _{CORE} = 1.1V	240	420	750	1370	2170	
			OVR = [01], V _{CORE} = 1.0V	120	260	510	1010	1660	μA
			OVR = [00], V _{CORE} = 0.9V	44	140	300	670	1150	

SLEEP Mode

Table 19. Fixed V_{DD} Current Consumption SLEEP Mode, IPO, Dual Supply

DADAMETER						TYPICA	L		
PARAMETER	SYMBOL	CONDITIONS		-40°C	+25°C	+55°C	+85°C	+105°C	UNITS
		Fixed IPO enabled total current into	OVR = [10], V _{CORE} = 1.1V	400	430	450	480	510	
		Fixed, IPO enabled, total current into V_{DD} pin, V_{DD} = 3.3V, CPU in SLEEP mode, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [01], V _{CORE} = 1.0V	400	430	450	480	510	
V _{DD} Current,	l		OVR = [00], V _{CORE} = 0.9V	400	430	450	480	510	
SLEEP Mode	IDD_FSLPD	FSLPD Fixed, IPO enabled, total current into V_{DD} pin, V_{DD} = 1.8V, CPU in SLEEP mode, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [10], V _{CORE} = 1.1V	380	410	430	460	490	μΑ
			OVR = [01], V _{CORE} = 1.0V	380	410	430	460	490	
			OVR = [00], V _{CORE} = 0.9V	380	410	430	460	490	

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

ACTIVE Mode

Table 20. Fixed V_{CORE} Current Consumption ACTIVE Mode, IBRO, Dual Supply

PARAMETER	SYMBOL	SYMBOL CONDITIONS			TYPICAL					
PARAMETER	STMBOL	CONDITIONS	-40°C	+25°C	+55°C	+85°C	+105°C	UNITS		
V _{CORE} Current, ACTIVE Mode	I _{CORE_FACTD}		OVR = [10], V _{CORE} = 1.1V	60	240	570	1210	1910		
		Fixed, IBRO enabled, total current into V _{CORE} pin, CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs tied to V _{SS} or V _{DD} , outputs source/sink 0mA	OVR = [01], V _{CORE} = 1.0V	40	180	430	940	1600	μA	
			OVR = [00], V _{CORE} = 0.9V	30	120	290	660	1150		

ACTIVE Mode

Table 21. Fixed V_{DD} Current Consumption ACTIVE Mode, IBRO, Dual Supply

DADAMETED	OVMDOL	CONDITIONS				TYPICA	L		
PARAMETER	SYMBOL	CONDITIONS		-40°C	+25°C	+55°C	+85°C	+105°C	UNITS
			OVR = [10], V _{CORE} = 1.1V	155	165	175	190	210	
		Fixed, IBRO enabled, total current into V_{DD} pin, V_{DD} = 3.3V, CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [01], V _{CORE} = 1.0V	155	165	175	190	210	
V _{DD} Current, ACTIVE	I		OVR = [00], V _{CORE} = 0.9V	155	165	175	190	210	
Mode	IDD_FACTD		OVR = [10], V _{CORE} = 1.1V	128	136	144	158	179	μA
			OVR = [01], V _{CORE} = 1.0V	128	136	144	158	179	
			OVR = [00], V _{CORE} = 0.9V	128	136	144	158	179	

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

SLEEP Mode

Table 22. Fixed V_{CORE} Current Consumption SLEEP Mode, IBRO, Dual Supply

PARAMETER SYMBOL		CONDITIONS			TYPICA	L		UNITS	
PARAMETER	STNIBOL	CONDITIONS			+25°C	+55°C	+85°C	+105°C	UNITS
V _{CORE} Current, I _C SLEEP Mode		Fixed, IBRO enabled, total current into V _{CORE} pin, CPU in SLEEP mode, ECC disabled, inputs tied to	OVR = [10], V _{CORE} = 1.1V	60	240	570	1210	1910	
	ICORE_FSLPD		OVR = [01], V _{CORE} = 1.0V	40	180	430	940	1600	μA
			OVR = [00], V _{CORE} = 0.9V	30	120	290	660	1150	

SLEEP Mode

Table 23. Fixed V_{DD} Current Consumption SLEEP Mode, IBRO, Dual Supply

DADAMETER	OVMDOL	CONDITIONS				TYPICA	L		
PARAMETER	SYMBOL	CONDITIONS		-40°C	+25°C	+55°C	+85°C	+105°C	UNITS
		_	OVR = [10], V _{CORE} = 1.1V	155	165	175	190	210	
		Fixed, IBRO enabled, total current into V_{DD} pin, V_{DD} = 3.3V, CPU in SLEEP mode, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [01], V _{CORE} = 1.0V	155	165	175	190	210	
V _{DD} Current,	I		OVR = [00], V _{CORE} = 0.9V	155	165	175	190	210	
SLEEP Mode	'DD_FSLPD	DD_FSLPD Fixed, IBRO enabled, total current into V_{DD} pin, V_{DD} = 1.8V, CPU in SLEEP mode, ECC disabled, inputs tied to V_{SS} or V_{DD} , outputs source/sink 0mA	OVR = [10], V _{CORE} = 1.1V	128	136	144	158	179	μA
			OVR = [01], V _{CORE} = 1.0V	128	136	144	158	179	
			OVR = [00], V _{CORE} = 0.9V	128	136	144	158	179	

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

DEEPSLEEP Mode

Table 24. Fixed V_{CORE} Current Consumption DEEPSLEEP Mode, Dual Supply

PARAMETER	SYMBOL	CONDITIONS	TYPICAL					UNITS
PARAMETER	STMBOL	CONDITIONS	-40°C	+25°C	+55°C	+85°C	105°C	UNITS
		V _{DD} = 3.3V, V _{CORE} = 1.1V	5.8	12.2	29	68	126	
V _{CORE} Fixed Current, DEEPSLEEP Mode	ICORE_FDSLD	V _{DD} = 3.3V, V _{CORE} = 0.855V	1.5	4.6	14.7	40	79.5	
		V _{DD} = 1.8V, V _{CORE} = 1.1V	5.8	12.2	29	68	126	μA
		V _{DD} = 1.8V, V _{CORE} = 0.855V	1.5	4.6	14.7	40	79.5	

DEEPSLEEP Mode

Table 25. Fixed V_{DD} Current Consumption DEEPSLEEP Mode, Dual Supply

PARAMETER	SYMBOL	CONDITIONS			UNITS			
FARAMETER	STWIDOL	CONDITIONS	-40°C	+25°C	+55°C	+85°C	105°C	UNITS
		V _{DD} = 3.3V, V _{CORE} = 1.1V	0.34	0.4	0.77	1.66	3.2	
V _{DD} Fixed Current, DEEPSLEEP		V _{DD} = 3.3V, V _{CORE} = 0.855V	0.34	0.4	0.77	1.66	3.2	μA
Mode	DD_FDSLD	V _{DD} = 1.8V, V _{CORE} = 1.1V	0.14	0.15	0.33	0.96	2.2	μΑ
		V _{DD} = 1.8V, V _{CORE} = 0.855V	0.14	0.15	0.33	0.96	2.2	

BACKUP Mode

Table 26. Fixed V_{CORE} Current Consumption BACKUP Mode, Dual Supply

DADAMETER	SYMDOL	CONDITIONS				TYPICA	L		
PARAMETER	SYMBOL	CONDITIONS		-40°C	+25°C	+55°C	+85°C	+105°C	UNITS
			V _{DD} = 3.3V, V _{CORE} = 1.1V	0.22	0.3	1.1	3.5	7.8	
		0KB SRAM retained with RTC disabled, retention regulator disabled	V _{DD} = 3.3V, V _{CORE} = 0.855V	0.03	0.14	0.78	2.7	6.2	
			V _{DD} = 1.8V, V _{CORE} = 1.1V	0.22	0.3	1.1	3.5	7.8	
Fixed V _{CORE} Current, BACKUP Mode	ICORE_FBKUD		V _{DD} = 1.8V, V _{CORE} = 0.855V	0.03	0.14	0.78	2.7	6.2	μA
			V _{DD} = 3.3V, V _{CORE} = 1.1V	0.65	1.4	3.7	9.4	18.6	
			V _{DD} = 3.3V, V _{CORE} = 0.855V	0.15	0.55	2.1	6.2	13	
			V _{DD} = 1.8V, V _{CORE} = 1.1V	0.65	1.4	3.7	9.4	18.6	

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Table 26. Fixed V_{CORE} Current Consumption BACKUP Mode, Dual Supply(continued)

PARAMETER	SYMBOL	CONDITIONS				TYPICA	L		UNITS
PARAMETER	SYMBOL	CONDITIONS		-40°C	+25°C	+55°C	+85°C	+105°C	UNITS
			V _{DD} = 1.8V, V _{CORE} = 0.855V	0.15	0.55	2.1	6.2	13	
			V _{DD} = 3.3V, V _{CORE} = 1.1V	1.1	2.35	6.2	15.3	29.4	
		40KB SRAM retained with	V _{DD} = 3.3V, V _{CORE} = 0.855V	0.3	0.95	3.4	9.6	19.8	
	RTC disabled	RTC disabled	V _{DD} = 1.8V, V _{CORE} = 1.8V	1.1	2.35	6.2	15.3	29.4	
			V _{DD} = 1.8V, V _{CORE} = 0.855V	0.3	0.95	3.4	9.6	19.8	
			V _{DD} = 3.3V, V _{CORE} = 1.1V	2.9	5.5	12.5	28.9	54	
			V _{DD} = 3.3V, V _{CORE} = 0.855V	0.69	2	6.3	17.5	35.4	
		RTC disabled	V _{DD} = 1.8V, V _{CORE} = 1.1V	2.9	5.5	12.5	28.9	54	
			V _{DD} = 1.8V, V _{CORE} = 0.855V	0.69	2	6.3	17.5	35.4	
			V _{DD} = 3.3V, V _{CORE} = 1.1V	4.6	8.6	18.8	42.4	79	
		200KB SRAM retained with RTC disabled 1	V _{DD} = 3.3V, V _{CORE} = 0.855V	1.1	3.1	9.3	25.3	51	
			V _{DD} = 1.8V, V _{CORE} = 1.1V	4.6	8.6	18.8	42.4	79	
		V _{DD} = 1.8V, V _{CORE} = 0.855V	1.1	3.1	9.3	25.3	51		

BACKUP Mode Table 27. Fixed V_{DD} Current Consumption BACKUP Mode, Dual Supply

PARAMETER	SYMBOL	CONDITIONS			TYPICAL						
FARAMETER	STIVIDOL	CONDITIONS	-40°C	+25°C	+55°C	+85°C	+105°C	UNITS			
Fixed V _{DD} Current, BACKUP Mode	IDD_FBKUD	0KB SRAM retained with RTC disabled, retention regulator disabled	V _{DD} = 3.3V, V _{CORE} = 1.1V	0.32	0.4	0.76	1.7	3.2	μA		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

PARAMETER	SYMBOL	CONDITIONS			TYPICA	L		UNITS	
PARAMETER	STMBOL	CONDITIONS	-40°C	+25°C	+55°C	+85°C	+105°C	UNITS	
			V _{DD} = 3.3V, V _{CORE} = 0.855V	0.32	0.4	0.76	1.7	3.2	
			V _{DD} = 1.8V, V _{CORE} = 1.1V	0.14	0.16	0.34	0.97	2.2	
			V _{DD} = 1.8V, V _{CORE} = 0.855V	0.14	0.16	0.34	0.97	2.2	
		20KB SRAM retained with RTC _ disabled	V _{DD} = 3.3V, V _{CORE} = 1.1V	0.32	0.4	0.76	1.7	3.2	
			V _{DD} = 3.3V, V _{CORE} = 0.855V	0.32	0.4	0.76	1.7	3.2	
			V _{DD} = 1.8V, V _{CORE} = 1.1V	0.14	0.16	0.34	0.97	2.2	
			V _{DD} = 1.8V, V _{CORE} = 0.855V	0.14	0.16	0.34	0.97	2.2	
			V _{DD} = 3.3V, V _{CORE} = 1.1V	0.32	0.4	0.76	1.7	3.2	
		40KB SRAM retained with RTC	V _{DD} = 3.3V, V _{CORE} = 0.855V	0.32	0.4	0.76	1.7	3.2	
		disabled	V _{DD} = 1.8V, V _{CORE} = 1.8V	0.14	0.16	0.34	0.97	2.2	
			V _{DD} = 1.8V, V _{CORE} = 0.855V	0.14	0.16	0.34	0.97	2.2	
			V _{DD} = 3.3V, V _{CORE} = 1.1V	0.32	0.4	0.76	1.7	3.2	
		120KB SRAM retained with	V _{DD} = 3.3V, V _{CORE} = 0.855V	0.32	0.4	0.76	1.7	3.2	
		RTC disabled	V _{DD} = 1.8V, V _{CORE} = 1.1V	0.14	0.16	0.34	0.97	2.2	
			V _{DD} = 1.8V, V _{CORE} = 0.855V	0.14	0.16	0.34	0.97	2.2	
		200KB SRAM retained with RTC disabled	V _{DD} = 3.3V, V _{CORE} = 1.1V	0.32	0.4	0.76	1.7	3.2	

Table 27. Fixed V_{DD} Current Consumption BACKUP Mode, Dual Supply (continued)

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Table 27. Fixed V_{DD} Current Consumption BACKUP Mode, Dual Supply (continued)

PARAMETER	SYMBOL	CONDITIONS		TYPICAL						
PARAMETER	STWDUL	CONDITIONS	-40°C	+25°C	+55°C	+85°C	+105°C	UNITS		
		V _{DD} = 3.3V V _{CORE} = 0.855V	0.32	0.4	0.76	1.7	3.2			
		V _{DD} = 1.8V V _{CORE} = 1.1V	0.14	0.16	0.34	0.97	2.2			
		V _{DD} = 1.8V V _{CORE} = 0.855V	0.14	0.16	0.34	0.97	2.2			

STORAGE Mode

Table 28. Fixed V_{CORE} Current Consumption STORAGE Mode, Dual Supply

PARAMETER	SYMBOL	CONDITIONS		UNITS					
FARAIMETER	STNIDUL	CONDITIONS	-40°C	+25°C	+55°C	+85°C	105°C	UNITS	
	IDD_FSTOD	V _{DD} = 3.3V, V _{CORE} = 1.1V	0.21	0.29	1.1	3.5	7.8		
V _{CORE} Fixed Current, STORAGE		V _{DD} = 3.3V, V _{CORE} = 0.855V	0.03	0.15	0.78	2.7	6.2		
Mode		V _{DD} = 1.8V, V _{CORE} = 1.1V	0.21	0.29	1.1	3.5	7.8	μA	
		V _{DD} = 1.8V, V _{CORE} = 0.855V	0.03	0.15	0.78	2.7	6.2		

STORAGE Mode

Table 29. Fixed V_{DD} Current Consumption STORAGE Mode, Dual Supply

PARAMETER	SYMBOL	CONDITIONS							
PARAMETER	STWIDOL	CONDITIONS	-40°C	+25°C	+55°C	+85°C	105°C		
		V _{DD} = 3.3V, V _{CORE} = 1.1V	0.3	0.4	0.74	1.6	3.2	- μA	
V _{DD} Fixed Current, STORAGE	IDD_FSTOD	V _{DD} = 1.8V, V _{CORE} = 0.855V	0.3	0.4	0.74	1.6	3.2		
Mode		V _{DD} = 3.3V, V _{CORE} = 1.1V	0.15	0.16	0.34	0.97	2.2		
		V _{DD} = 1.8V, V _{CORE} = 0.855V	0.15	0.16	0.34	0.97	2.2		

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Ordering Information

PART NUMBER	TMR	LPTMR	l ² C	SPI	UART	LPUART	СМР	ADC INPUTS	SCPBL	GPIO	PACKAGE
MAX32672GTL+	3	2	3	2	3	1	2	12	Ν	28	40 TQFN-EP 5mm x 5mm 0.4mm pitch
MAX32672GTL+T	3	2	3	2	3	1	2	12	N	28	40 TQFN-EP 5mm x 5mm 0.4mm pitch
MAX32672GTLBL+	3	2	3	2	3	1	2	12	Y	28	40 TQFN-EP 5mm x 5mm 0.4mm pitch
MAX32672GTLBL+T	3	2	3	2	3	1	2	12	Y	28	40 TQFN-EP 5mm x 5mm 0.4mm pitch
MAX32672GTNBL+	3	2	3	3	3	1	2	12	Y	42	56 TQFN-EP 7mm x 7mm 0.4mm pitch
MAX32672GTNBL+T	3	2	3	3	3	1	2	12	Y	42	56 TQFN-EP 7mm x 7mm 0.4mm pitch

All packages contain Quadrature Decoder (QDEC), 12-Channel DMA, I²S, SWD, 1024KB Flash with ECC, 160KB SRAM with ECC. TMR = Timer; LPTMR = Low-Power Timer; LPUART = Low-Power UART; CMP = Comparator; SCPBL = Secure Communications Protocol Bootloader

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel. Full reel.

High-Reliability, Tiny, Ultra-Low-Power Arm Cortex-M4F Microcontroller with 12-Bit, 1Msps ADC

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/21	Release for Market Intro	—
1	1/22	Updated the <u>General Description</u> , <u>Benefits and Features</u> , and <u>Simplified Block</u> <u>Diagram</u> . Added Continuous Package Power Dissipation and <u>Package Information</u> for the 56 TQFN-EP. Added Pin Configurations and Pin Descriptions for the 56 TQFN-EP. Updated the <u>Clocking Scheme</u> . Updated the Secure Communications Protocol Bootloader (SCPBL) section. Updated <u>Bootloader Activation</u> Table 5. Added the 56 TQFN part numbers to the <u>Ordering Information</u> .	1–2, 7, 47–52, 54, 61–62
2	5/23	Updated <u>Benefits and Features</u> , <u>Simplified Block Diagram</u> , <u>Absolute Maximum</u> <u>Ratings</u> , <u>Electrical Characteristics</u> , <u>Pin Configuration</u> , <u>Pin Descriptions</u> , <u>Detailed</u> <u>Description</u> , <u>Applications Information</u> , <u>Ordering Information</u>	1, 2, 8, 9–32, 34, 36, 37, 39, 45, 46, 50, 56–64, 65–77, 78



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.