# life.augmented

## STF16N60M6

## N-channel 600 V, 0.26 Ω typ., 12 A MDmesh<sup>™</sup> M6 Power MOSFET in a TO-220FP package

Datasheet - production data



#### Figure 1: Internal schematic diagram



#### **Features**

Order code	VDS	R <sub>DS(on)</sub> max.	lь
STF16N60M6	600 V	0.32 Ω	12 A

- Reduced switching losses
- Lower R<sub>DS(on)</sub> x area vs previous generation
- Low gate input resistance
- 100% avalanche tested
- Zener-protected

#### **Applications**

- Switching applications
- LLC converters
- Boost PFC converters

### Description

The new MDmesh<sup>™</sup> M6 technology incorporates the most recent advancements to the well-known and consolidated MDmesh family of SJ MOSFETs. STMicroelectronics builds on the previous generation of MDmesh devices through its new M6 technology, which combines excellent R<sub>DS(on)</sub> \* area improvement with one of the most effective switching behaviors available, as well as a user-friendly experience for maximum endapplication efficiency.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STF16N60M6	16N60M6	TO-220FP	Tube

DocID030461 Rev 1

This is information on a product in full production.

#### Contents

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	n history	12



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	±25	V
ID	Drain current (continuous) at $T_c = 25 \text{ °C}$	12 <sup>(1)</sup>	А
lo	Drain current (continuous) at Tc = 100 °C	7.6 <sup>(1)</sup>	А
I <sub>DM</sub>	Drain current (pulsed)	32 <sup>(1)(2)</sup>	А
Ртот	Total dissipation at $T_c = 25 \text{ °C}$	25	W
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	15	V/ns
dv/dt (4)	MOSFET dv/dt ruggedness	50	v/ns
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_c$ = 25 °C)	2.5	kV
T <sub>stg</sub>	Storage temperature range	55 to 150	°C
Tj	Operating junction temperature range	-55 to 150	°C

#### Notes:

<sup>(1)</sup> Limited by maximum junction temperature.

 $^{(2)}\mbox{Pulse}$  width limited by safe operating area.

<sup>(3)</sup>I<sub>SD</sub>  $\leq$  12 A, di/dt  $\leq$  400 A/µs; V<sub>DS(peak)</sub> < V(<sub>BR)DSS</sub>, V<sub>DD</sub> = 400 V

 $^{(4)}$  V<sub>DS</sub>  $\leq$  480 V

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit			
R <sub>thj-case</sub>	Thermal resistance junction-case	5	0044			
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W			

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax}$ )	2.5	Α
Eas	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}$ , $I_D = I_{AR}$ ; $V_{DD} = 50 \text{ V}$ )	110	mJ



#### 2 **Electrical characteristics**

(Tc = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 1 mA$	600			V
I <sub>DSS</sub> Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 600 V$			1		
	0 0	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{C} = 125 \text{ °C} (1)$			100	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ± 25 V			±5	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	3.25	4	4.75	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 6 \text{ A}$		0.26	0.32	Ω

#### Notes:

 $\ensuremath{^{(1)}}\xspace$  Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	575	-	
Coss	Output capacitance	V <sub>GS</sub> = 100 V, f = 1 MHz,	-	33	-	pF
Crss	Reverse transfer capacitance	V <sub>GS</sub> = 0 V	-	3	-	P
Coss eq. <sup>(1)</sup>	Equivalent output capacitance $V_{DS} = 0$ to 480 V, $V_{GS} = 0$ V		-	104	-	pF
Rg	Intrinsic gate resistance f = 1 MHz open drain		-	5.2	-	Ω
Qg	Total gate charge $V_{DD} = 480 \text{ V}, I_D = 12 \text{ A}, V_{DD} = 12 $		-	16.7	-	
Q <sub>gs</sub>	Gate-source charge	to 10 V (see Figure 15: "Test circuit for gate charge	-	3.5	-	nC
Q <sub>gd</sub>	Gate-drain charge	behavior")	-	9.4	-	

#### Table 6: Dynamic

#### Notes:

 $^{(1)}$  Coss  $_{eq.}$  is defined as a constant equivalent capacitance giving the same charging time as Coss when  $V_{\text{DS}}$ increases from 0 to 80% V<sub>DSS</sub>.

T	able	7:	Switching	times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 300 \text{ V}, \text{ I}_{D} = 6 \text{ A}$	I	13	-	
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	7.6	-	
t <sub>d(off)</sub>	Turn-off delay time	resistive load switching times"	-	19.8	-	ns
t <sub>f</sub>	Fall time	and Figure 19: "Switching time waveform")	-	6.8	-	



#### Electrical characteristics

	Table 8: Source drain diode								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
Isd	Source-drain current		-		12	А			
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		32	А			
Vsd <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 12 A	-		1.6	V			
trr	Reverse recovery time	I <sub>SD</sub> = 12 A, di/dt = 100 A/µs,	-	210		ns			
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive load	-	1.7		μC			
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")	-	13.8		A			
trr	Reverse recovery time I <sub>SD</sub> = 12 A, di/dt = 100 A/µs,		-	310		ns			
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see Figure 16: "Test circuit for	-	3.2		μC			
Irrm	Reverse recovery current	inductive load switching and diode recovery times")	-	15.4		A			

#### Notes:

 $^{\left( 1\right) }$  Pulse width is limited by safe operating area.

 $^{(2)}$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.





Ā



7 V

6 V

 $\overline{V}_{DS}(V)$ 

DocID030461 Rev 1



 $\overline{V}_{GS}(V)$ 

57

#### **Electrical characteristics**







DocID030461 Rev 1

## 3 Test circuits







DocID030461 Rev 1

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.









DocID030461 Rev 1

L7

Dia

#### n

9.3

3.2

5			Package information
,	Table 9: TO-220FP pa	ackage mechanical dat	
Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.4		4.6
В	2.5		2.7
D	2.5		2.75
E	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4

9



#### **Revision history** 5

Table 10: Document revision history

Date	Revision	Changes
23-Mar-2017	1	First release.



#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

