

# PI6C182 PI6C182A

# Precision 1-to-10 Clock Buffer

### Features

- Low noise non-inverting 1-to-10 buffer
- Supports frequency up to 125 MHz (PI6C182A)
- · Supports up to four SDRAM DIMMs
- Low skew (<200ps) between any two output clocks
- I<sup>2</sup>C Serial Configuration interface
- Multiple  $V_{DD}$  and  $V_{SS}$  pins for noise reduction
- 3.3V power supply voltage
- Separate Hi-Z state pin for testing
- Packaging (Pb-free & Green available):
   28-pin SSOP (H)

## Description

The PI6C182 is a high-speed low-noise 1-to-10 noninverting buffer designed for SDRAM clock buffer applications, supporting frequencies up to 110 MHz.

At power up all SDRAM output are enabled and active. The  $I^2C$  serial control may be used to individually activate/deactivate any driver.

The output enable pin (OE) may be pulled LOW to tri-state all outputs.

#### Note:

Purchases of  $I^2C$  components from Pericom conveys a license of use in  $I^2C$  system defined by Philips Semiconductor.

#### Diagram



# **Pin Configuration**

	ſ			1
V <sub>DD0</sub>	Ц	1	28	
SDRAM0	Ц	2	27	SDRAM7
SDRAM1	Ц	3	26	SDRAM6
V <sub>SS0</sub>	Г	4	25	□ v <sub>SS5</sub>
V <sub>DD1</sub>	Ц	5	24	VDD4
SDRAM2	Ц	6	23	SDRAM5
SDRAM3	Ц	7	22	SDRAM4
V <sub>SS1</sub>	Ц	8	21	□ v <sub>SS4</sub>
BUF_IN	Ц	9	20	D OE
V <sub>DD2</sub>	Ц	10	19	
SDRAM8	Г	11	18	SDRAM9
V <sub>SS2</sub>	Ц	12	17	□ v <sub>SS3</sub>
VDDIIC	Ц	13	16	D ∨ <sub>SSIIC</sub>
SDATA	Ц	14	15	SCLOCK
	l			1



#### **Pin Description**

Pin	Symbol	Туре	Qty	Description
2, 3, 6, 7	SDRAM[0-3]	0	4	SDRAM Byte 0 clock output
22, 23, 26, 27	SDRAM[4-7]	0	4	SDRAM Byte 1 clock output
11, 18	SDRAM[8-9]	0	2	SDRAM Byte 2 clock output
9	BUF_IN	Ι	1	Input for 1-20 buffer
20	OE	Ι	1	Hi-Z when LOW. Internal $100k\Omega$ pull-up resistor.
14	SDATA	I/O	1	Data pin for I <sup>2</sup> C curcuitry. Internal 100k $\Omega$ pull-up resistor.
15	SCLOCK	I/O	1	Clock pin I <sup>2</sup> C circuitry. Internal 100k $\Omega$ pull-up resistor.
1, 5, 10, 19, 24, 28	VDD[0-5]	Power	6	3.3V power supply for SDRAM buffers
4, 8, 12, 17, 21, 25	VSS[0-5]	Ground	6	Ground for SDRAM buffers
13	VDDIIC	Power	1	3.3V power supply for I <sup>2</sup> C circuitry
16	VSSIIC	Ground	1	Ground for I <sup>2</sup> C circuitry

# **OE** Functionality<sup>(1,2)</sup>

OE	SDRAM[0-9]				
0	Hi-Z				
1	BUF_IN				

#### Notes:

1. Used for test purposes only

2. Buffers are non-inverting

# I<sup>2</sup>C Address Assignment

A6	A5	A4	A3	A2	A1	AO	R/W
1	1	0	1	0	0	1	0

# Serial Configuration Map<sup>(1)</sup>

# Byte0: SDRAM Active/Inactive Register

(1 = enable, 0 = disable)

Bit	Pin	Description
7		NC (Initialize to 0)
6		NC (Initialize to 0)
5		NC (Initialize to 0)
4		NC (Initialize to 0)
3	7	SDRAM3 (Active/Inactive)
2	6	SDRAM2 (Active/Inactive)
1	3	SDRAM1 (Active/Inactive)
0	2	SDRAM0 (Active/Inactive)

#### Note:

1. Inactive means outputs are held LOW and are disabled from switching



# 2-Wire I<sup>2</sup>C Control

The I<sup>2</sup>C interface permits individual enable/disable of each clock output and test mode enable.

The PI6C182 is a slave receiver device. It can not be read back. Sub-addressing is not supported. All preceding bytes must be sent in order to change one of the control bytes.

Each byte on the SDATA line must be 8-bits long (MSB first), followed by an acknowledge bit generated by the receiver.

During normal data transfers SDATA changes only when SCLOCK is LOW. Exceptions: A HIGH to LOW transition on SDATA while SCLOCK is HIGH indicates a "start" condition. A LOW to HIGH transition on SDATA while SCLOCK is HIGH indicates a "stop" condition and indicates the end of a data transfer cycle.

Each data transfer is initiated with a start condition and ends with a stop condition. The first byte after a start condition is always a

#### Byte1: SDRAM Active/Inactive Register

(1 = enable, 0 = disable)

Bit	Pin	Description
7	27	SDRAM7 (Active/Inactive)
6	26	SDRAM6 (Active/Inactive)
5	23	SDRAM5 (Active/Inactive)
4	22	SDRAM4 (Active/Inactive)
3		NC (Initialize to 0)
2		NC (Initialize to 0)
1		NC (Initialize to 0)
0		NC (Initialize to 0)

7-bit address byte followed by a read/write bit. (HIGH = read from addressed device, LOW = write to addressed device). If the device's own address is detected, PI6C182 generates an acknowledge by pulling SDATA line LOW during ninth clock pulse, then accepts the following data bytes until another start or stop condition is detected.

Following acknowledgement of the address byte (D2), two more bytes must be sent:

1. "Command Code" byte

2. "Byte Count" byte.

Although the data bits on these two bytes are "don't care," they must be sent and acknowledged.

<b>Byte2: Optional Register for Possible Future</b>
Requirements $(1 = \text{enable}, 0 = \text{disable})$

Bit	Pin	Description
7	18	SDRAM9 (Active/Inactive)
6	11	SDRAM8 (Active/Inactive)
5		(Reserved)
4		(Reserved)
3		(Reserved)
2		(Reserved)
1		(Reserved)
0		(Reserved)

## **Maximum Ratings**

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied $0^{\circ}$ C to +70°C
3.3V Supply Voltage to Ground Potential0.5V to +4.6V
DC Input Voltage0.5V to +4.6V

#### Note:

Stresses greater than those listed under MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **Supply Current** ( $V_{DD} = +3.465V$ , $C_{LOAD} = Max$ .)

Symbol	Parameter	Test Condidtion	Min.	Тур.	Max.	Units
I <sub>DD</sub>		$BUF_IN = 0 MHz$			2	
I <sub>DD</sub>	Sumpley Current	$BUF_IN = 66.66 \text{ MHz}$			180	
I <sub>DD</sub>	Supply Current	BUF_IN = 100.00 MHz			240	mA
I <sub>DD</sub>		BUF_IN = 133.00 MHz			360	



## **DC Operating Specifications** ( $V_{DD} = +3.3V \pm 5\%$ , $T_A = 0^{\circ}C$ to 70°C)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V <sub>IH</sub>	Input High voltage	V <sub>DD</sub>	2.0		V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input Low voltage		V <sub>SS</sub> -0.3		0.8	
IIL	Input leakage current	$0 < V_{IN} < V_{DD}$	-5		5	mA
V <sub>OH</sub>	Output High voltage	$I_{OH} = -1 mA$	2.4			V
V <sub>OL</sub>	Output Low voltage	$I_{OL} = 1 mA$			0.4	
C <sub>OUT</sub>	Output pin capacitance			6		pF
C <sub>IN</sub>	Input pin capacitance			5		
L <sub>PIN</sub>	Pin Inductance			7		nH
TA	Ambient Temperature	No Airflow	0		70	°C

## **SDRAM Clock Buffer Operating Specification**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
I <sub>OHMIN</sub>	Pull-up current	$V_{OUT} = 2.0V$	-40			
I <sub>OHMAX</sub>	Pull-up current	$V_{OUT} = 3.135 V$			-36	170 Å
I <sub>OLMIN</sub>	Pull-down current	$V_{OUT} = 1.0V$	40			mA
I <sub>OLMAX</sub>	Pull-down current	$V_{OUT} = 0.4V$			38	

## **AC** Timing

Symbol	Parameter	66 MHz		100 MHz		125MHz		TI	
		Min.	Max.	Min.	Max.	Min.	Max.	Units	
t <sub>SDRISE</sub>	SDRAM CLK rise time	1.5	4.0	1.5	4.0	1.5	4.0	V/ma	
t <sub>SDFALL</sub>	SDRAM CLK fall time	1.5	4.0	1.5	4.0	1.5	4.0	V/ns	
t <sub>PLH</sub>	SDRAM Buffer LH prop delay	1.0	5.5	1.0	5.5	1.0	5.5		
t <sub>PHL</sub>	SDRAM Buffer HL prop delay	1.0	5.5	1.0	5.5	1.0	5.5	20	
t <sub>PZL</sub> , t <sub>PZH</sub>	SDRAM Buffer Enable delay <sup>(1)</sup>	1.0	8.0	1.0	8.0	1.0	8.0	ns	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	SDRAM Buffer DIsable delay <sup>(1)</sup>	1.0	8.0	1.0	8.0	1.0	8.0		
Duty Cycle	Measured at 1.5V	45	55	45	55	45	55	%	
t <sub>SDSKW</sub>	SDRAM Output-to-Output skew		250		250		200	ps	

#### Note:

1. This Parameter specified at 5MHz input frequency.

# PERICOM®



Figure 1. Clock Waveforms

# Minimum and Maximum Expected <sup>(1,2,3)</sup> Capacitive Loads

Clock	Min.	Max.	Units	Notes
SDRAM	20	30	pF	SDRAM DIMM Specificaion

#### Notes:

- 1. Maximum rise/fall times are guaranteed at maximum specified load.
- Minimum rise/fall times are guaranteed at minimum specified load.
  District the local state of the loc
- 3. Rise/fall times are specified with pure capacitive load as shown. Testing is done with an additional  $500\Omega$  resistor in parallel.

## **Design Guidelines to Reduce EMI**

- 1. Place series resistors and CI capacitors as close as possible to the respective clock pins. Typical value for CI is 10pF. Series resistor value can be increased to reduce EMI provided that the rise and fall time are still within the specified values.
- 2. Minimize the number of "vias" of the clock traces.
- 3. Route clock traces over a continuous ground plane or over a continuous power plane. Avoid routing clock traces from plane to plane (refer to rule #2).
- 4. Position clock signals away from signals that go to any cables or any external connectors.



# PCB Layout Suggestion<sup>(1,2,3)</sup>



#### Notes:

- 1. This is only a suggested layout.
- 2. C1-C7 should be placed as close as possible to their respective VDD.
- 3. Recommended capacitor values:
  - $C1-C7 = 0.1 \mu F$ , ceramic

 $C8 = 22\mu F$ 



**Figure 2. Design Guidelines** 



## Packaging Mechanical: 28-Pin SSOP (H)



08-0143

# **Ordering Information**<sup>(1,2,3)</sup>

Ordering Code	Package Code	Package Type		
PI6C182AHE	Н	125 MHz 28-pin SSOP Pb-free & Green		
PI6C182AHEX	Н	125 MHz 28-pin SSOP Pb-free & Green, Tape & Reel		

#### Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

2. E = Pb-free and Green

3. X Suffix = Tape/Reel

#### Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com