

3V-.5.5V, 1A – 5A Current Limit Switch with Over-Voltage Clamp and Reverse Blocking in 2mmx3mm QFN Package

DESCRIPTION

The MP5017 is a protection device designed to protect circuitry on the output from transients from the input. Also, it protects the input from unwanted shorts and transients coming from the output.

During start-up, the inrush current is controlled by limiting the slew rate at the output. The slew rate is controlled with a small capacitor at DV/DT.

The maximum load at the output is current limited. The magnitude of the current limit is controlled by an external resistor from ILIMIT to GND. By controlling the gate voltages with a pair of N-channel MOSFETs, any current flowing from the output to the input is blocked.

Under-voltage lockout (UVLO) ensures that the input is above the minimum operating threshold before the power device is turned on. If the input voltage rises above 5.8V, the output voltage is limited quickly to 5.8V. SAS/OV is used to program the input over-voltage protection threshold.

Fault is an open-drain output that reports a fail mode (low level) when any over-current, over-temperature, or output over-voltage is detected.

The MP5017 is available in a QFN-12 (2mmx3mm) package.

FEATURES

- 3V to 5.5V Continuous Operating Input Range
- 16V Absolute Maximum Input Voltage
- Output Discharge
- SAS/OV Disable to Support DEVSLP or POWER_DOWN
- 5.8V Fast Output OVP Response
- Reverse Current Blocking
- Integrated 45mΩ R_{DS(ON)} Power FET
- Adjustable Current-Limit through ILIMIT
- 210µA Low Quiescent Current
- Programmable Soft-Start Time through
 DV/DT
- Fast Response for Hard-Short Protection
- Fault Indication for Over-Current, Over-Temperature, and Output Over-Voltage
- OTP Auto-Retry with 76ms Recovery Delay
- Available in a QFN-12 (2mmx3mm) Package

APPLICATIONS

- HDD and SSD
- Hot Swap
- Wireless Modem Data Cards
- PC Cards
- USB Power Distribution

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2015 MPS. All Rights Reserved.



ORDERING INFORMATION

Part Number*	Package	Top Marking
MP5017GD	QFN-12 (2mmx3mm)	See Below

* For Tape & Reel, add suffix -Z (e.g. MP5017GD-Z)

TOP MARKING

ANTY LLL

ANT: Product code of the MP5017GD Y: Year code LLL: Lot number

PACKAGE REFERENCE





ABSOLUTE MAXIMUM RATINGS (1)

V _{IN}	0.3V to 16V
V _{OUT}	6.3V
All other pins	0.3V to +6V
Junction temperature	
Lead temperature	
Continuous power dissipation	
QFN-12 (2mmx3mm)	1.8W
	(3)

Recommended Operating Conditions (*)

Continuous operation (V _{IN})3V t	o 5.5V
Supply maximum transient (V _{IN})	16V
Operating junction temp. (T _J)40°C to +	·125°C

Thermal Resistance $^{(4)}$ θ_{JA} θ_{JC}

QFN-12 (2mmx3mm).....70.....15....°C/W

NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = 5V$, $R_{LIMIT} = 499\Omega$, $C_{OUT} = 10\mu$ F, $T_J = 25^{\circ}$ C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Supply Current			-	•		
		EN, no load		210	310	μA
Quiescent current	Ι _Q	EN = 0, SAS/OV = 0V		10	15	μA
		SAS/OV = 3V, EN = 5V			120	μA
Power FET						
On resistance	R _{DSon}	$T_J = 25^{\circ}C$		45		mΩ
On resistance ⁽⁵⁾	R_{DSon}	$T_J = 80^{\circ}C$		54		mΩ
Turn-on delay	T _{delay}	$I_{OUT} = 0A, C_{DV/DT} = 1nF$		160		μs
Off-state leakage current	I _{OFF}	V _{IN} = 14V, EN = 0V			1	μA
Under-/Over-Voltage Protection		·	•	•	•	•
Under-voltage lockout threshold	V _{UVLO}	UVLO rising threshold	2.45	2.7	2.95	V
UVLO hysteresis	VUVLOHYS			250		mV
Output over-voltage clamp voltage	V _{OVLO}		5.5	5.8	6.1	V
Output over-voltage response time ⁽⁶⁾	t _{out_ov}	$C_{OUT} = 10\mu$ F, add 10 Ω load resistor, $V_{IN} = 5V$ to 7V/20 μ s		10	20	μs
DV/DT			•	•	•	•
DV/DT current	I _{DV/DT}	Short DV/DT to GND, or add DV/DT cap	4.5	6.5	8.5	μA
Current Limit						
Current limit at normal	I _{Limit_NO}	R_{LIMIT} = 499 Ω , V _{OUT} drops 10%	2	2.4	2.8	А
operation	'LIMI <u>C</u> NO	$R_{LIMIT} = 1.4k\Omega,$ V _{OUT} drops 10%		0.9		Α
Current limit response time ⁽⁶⁾	t _{CL}	$I_{\text{LIMIT}} = 3A,$ add 1 Ω load resistor		10		μs
Secondary current limit ⁽⁶⁾	I _{LimitH}	Any value of R _{LIMIT}		7.5		A
Reverse Current Limit			-			
Reverse current limit	I _{Reverse}	Any value of R _{LIMIT}	-5	-50	-200	mA
Reverse current limit deglitch time ⁽⁶⁾	t _{Reverse}			80		μs
Secondary reverse current limit ⁽⁶⁾	ReverseH	Fast response		-1		Α
Secondary reverse current limit response time ⁽⁶⁾	t _{sc}	V _{IN} _DV/DT = -5V/100µs		8		μs
Enable						
EN rising threshold	$V_{EN_{RISING}}$		1.4	1.47	1.55	V
EN hysteresis	$V_{EN_{HYS}}$			200		mV
EN pull-up current	I _{EH_PL}	V _{ENABLE} = 0V		3.4		μA



ELECTRICAL CHARACTERISTICS (continued) $V_{IN} = 5V, R_{I,IMIT} = 499\Omega, C_{OUT} = 10\mu F, T_J = 25^{\circ}C, unless otherwise noted.$

Parameter	Symbol	Condition	Min	Тур	Max	Units
SAS/OV						
Rising threshold	V _{SAS/OV_RISING}	Output disabled	1.2	1.25	1.3	V
Hysteresis	V _{SAS/OV_HYS}			40		mV
Input over-voltage deglitch time	t _{IN_SAS/OV}			5		μs
Fault						
Fault output logic low voltage	V _{FAULT_L}	Sink 1mA			200	mV
Fault output high leakage current	I _{FAULT_OFF}	V_Fault = 5.5V			1	μA
	T _{FAULT_DEG_OC}	Delay time for assertion or deassertion due to OCP fault condition		5		ms
Fault deglitch time	T _{FAULT_DEG_OV_OUTPUT} ⁽⁵⁾	Delay time for assertion or deassertion due to output OVP fault condition		10		μs
Output Discharge						
Discharge resistance	R _{DIS}	V _{CC} = 5V		130		Ω
ОТР	•	•		•		•
Thermal shutdown ⁽⁵⁾	T _{SD}			175		°C
Thermal hysteresis ⁽⁵⁾	T _{SD-HYS}			50		°C

NOTES:

5) Guaranteed by characterization test.

6) Guaranteed by design.



TYPICAL PERFORMANCE CHARACTERISTICS

Performance waveforms are tested on the evaluation board of the Design Example section. $V_{IN} = 5V$, $V_{EN} = 5V$, $R_{LIMIT} = 499\Omega$, SAS/OV float, $C_{OUT} = 10\mu$ F, $T_A = 25^{\circ}$ C, unless otherwise noted.





TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board of the Design Example section. $V_{IN} = 5V$, $V_{EN} = 5V$, $R_{LIMIT} = 499\Omega$, SAS/OV float, $C_{OUT} = 10\mu$ F, $T_A = 25^{\circ}$ C, unless otherwise noted.⁽⁷⁾



40ms/div.

4ms/div.

www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2015 MPS. All Rights Reserved.

4ms/div.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board of the Design Example section. V_{IN} = 5V, V_{EN} = 5V, R_{LIMIT} = 499Ω, SAS/OV float, C_{OUT} = 10µF, T_A = 25°C, unless otherwise noted.⁽⁷⁾



40ms/div.

10/15/2015

I_{OUT} 2A/div.

www.MonolithicPower.com

I_{OUT}

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2015 MPS. All Rights Reserved.

40ms/div.

I_{OUT} 2A/div.

40ms/div.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board of the Design Example section. $V_{IN} = 5V$, $V_{EN} = 5V$, $R_{LIMIT} = 499\Omega$, SAS/OV float, $C_{OUT} = 10\mu$ F, $T_A = 25^{\circ}$ C, unless otherwise noted.⁽⁷⁾



NOTE:

7) Fault is connected to an external 5V source through a 100k pull-up resistor.



PIN FUNCTIONS

Pin #	Name	Description	
1, 2, 3	VCC	Supply voltage. The MP5017 operates on a 3V to 5.5V continuous input voltage range with up to 16V of maximum transient input voltage. Decouple the input rail with a 4.7μ F ceramic capacitor. Connect using a wide PCB trace.	
4	SAS/OV	SAS disable. Pull SAS/OV low to enable the part; pull SAS/OV high to disable the part. SAS/OV has an internal $1M\Omega$ pull-down resistor to ground, so it can start up automatically when SAS/OV is floating. Connect SAS/OV to the tap of an external resistor divider from input to GND to set the input over voltage.	
5	EN	Enable. EN is a digital input that turns the regulator on or off. Float EN or drive EN high to turn on the regulator; drive EN low to turn off the regulator.	
6	Fault	Open drain output. If OCP, OTP, or output OVP occurs, Fault is pulled low.	
7	DV/DT	Slew rate. The internal DV/DT circuit controls the slew rate of the output voltage a urn on. An external capacitor from DV/DT to ground is needed to set the soft-stati ime.	
8	ILIMIT	Current limit set. Place a resistor between ILIMIT and ground to set the value of the current limit.	
9, 10, 11	VOUT	Output voltage. VOUT is controlled by the IC.	
12, Exposed Pad	GND	System ground.	



FUNCTIONAL BLOCK DIAGRAM



Figure 1: Functional Block Diagram



OPERATION

The MP5017 is designed to limit the inrush current to the load when a circuit card is inserted into a live backplane power source. This limits the backplane's voltage drop, as well as the DV/DT of the voltage to the load. It offers an integrated solution that monitors the input voltage, output voltage, output current, and die temperature, eliminating the need for an external current sense power resistor, power MOSFET, and thermal sense device.

Under-Voltage Lockout (UVLO)

The nominal input supply voltage is 5V, but high energy transients can occur during normal operation or hot swaps. These transients depend on the parasitic inductance, resistance of the wire, and the capacitor at VCC. If the power clamp (TVS, Tranzorb) is not used, the E-Fuse must be able to withstand this transient voltage. The MP5017 uses a high-voltage MOSFET of up to 16V and a high-voltage circuit on VCC to guarantee safe operation.

SAS/OV Control

SAS/OV can control the part during start-up and shutdown. Floating or pulling SAS/OV low enables the part; pulling it high disables the part. It also can be used as an input OVP control. The input OVP limit can be set by a divider from VCC to SAS/OV (see Figure 2). When the SAS/OV voltage exceeds 1.25V, the part shuts down. When the voltage drops below 1.21V or SAS/OV is floated, the part is enabled again.



Figure 2: Adjustable Input OVP

Soft Start (SS)

The rise time is a function of the capacitor $(C_{DV/DT})$. The approximate value can be calculated with Equation (1):

$$t_{\rm DV/DT}(\rm ms) = \frac{1V \times C_{\rm ss}(\rm nF)}{6.5 \mu \rm A}$$
(1)

Where $t_{\text{DV/DT}}$ is the soft-start time.

For example, a 47nF capacitor generates a soft-start time of approximately 7.2ms.

Fast Output Over-Voltage Protection (OVP)

The MP5017 uses an output OVP function to protect the downstream loading when there is a voltage surge at the input. An accurate and fast comparator monitors the over-voltage condition on the output. If the output voltage rises above the threshold (typically 5.8V), the gate of the internal MOSFET is pulled down quickly and is regulated to a specific value to keep the output voltage clamped at 5.8V. The rapid loop response speed (typically 10µs) keeps the over-voltage overshoot small.

Current Limit

The MP5017 provides a constant current limit, which can be programmed by an external resistor. Once the current limit threshold is reached, the internal circuit regulates the gate voltage to hold the current in the power FET. To limit the current, the gate-to-source voltage needs to be regulated from 5V to around 1V. The typical response time is about 10µs. During this period, the output current may have a small overshoot.

The desired current limit is a function of the external current limit resistor.

Reverse Current Blocking

The MP5017 uses a pair of back-to-back Nchannel MOSFETs for reverse current protection. Once the reverse current limit threshold (-50mA) is reached and exceeds the 80µs deglitch time, the internal circuit pulls the gate voltage down to shut down the MOSFETs. If the reverse current reaches the -1A threshold, the part shuts the MOSFETs down immediately to prevent VOUT from being pulled down. Fault does not change its state during the reverse current limit. The reverse current is



blocked, and this state continues until VCC > VOUT-2mV. When VCC > VOUT-2mV, the part restarts. If the input voltage drops below the UVLO threshold, the back-to-back MOSFETs are turned off, eliminating any reverse current.

Fault

Fault is an open-drain configuration. If any over

current is detected, Fault reports a fail mode (low level) after a 5ms deglitch timeout. There is a 10µs deglitch timeout when the output over voltage is triggered. This ensures that no false fault signals are reported. The internal deglitch circuit eliminates the need for external components. Fault does not deglitch during an over-temperature condition (see Table 1).

Description	Fault	E-Fuse State	Latch	Output Discharge
Under-voltage lockout	High	Off	No	No
EN low	High	Off	No	Yes
SAS/OV high	High	Off	No	Yes
V _{OUT} OVP clamp	Low (10µs deglitch time)	High Z	No	No
Thermal shutdown	Low	Off	No	No
Current limit	Low (5ms deglitch time)	High Z	No	No
Fast current limit	Low	Off	No	No
Reverse current protection	High	Off	No	No
SAS/OV floating	High	On	No	No
SAS/OV low	High	On	No	No

Short-Circuit Protection

If the load current increases too rapidly due to a short-circuit event, the current may exceed the current limit threshold before the control loop is able to respond. If the current reaches 7.5A, a secondary current limit level from a fast turn-off circuit is activated. The power FET turns off with a 100mA pull-down gate discharge current. This helps limit the peak current through the switch, keeping the input voltage from dropping excessively. After the FET is switched off, the part restarts. If the short remains during the restart process, the MP5017 regulates the gate voltage to hold the current at a normal current limit level.

Output Discharge

The MP5017 uses a discharge function to provide a resistive discharge path for the external output capacitor. The function is active

when the part is disabled (EN low or SAS high). and is done in a very limited amount of time.

EN Control

EN enables the part when it is high and disables the part when it is low. Floating EN automatically starts the part up because an internal current source pulls EN up to the internal supply. The maximum internal pull-up voltage source is about 5V.

Thermal Shutdown (OTP Auto-Retry)

Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die reaches temperatures that exceed 175° C, the entire chip shuts down and Fault reports a fail mode. When the temperature drops below its lower threshold, typically 125° C, the chip is enable again after a 76ms delay.



APPLICATION INFORMATION

Setting the Current Limit

The MP5017 current limit value should exceed the normal maximum load current to account for the variations in the current sense value. The current limit is a function of the external currentlimit resistor. The value can be approximated with Equation (2):

$$I_{\text{LIMIT}}(A) = \frac{1.16V \times 10^3}{R_{\text{LIMIT}}(\Omega)}$$
(2)

Table 2 and Figure 3 below list examples of current limit values as a function of the resistor value.

Table 2: Current Limit vs. Current Limit Resistor

Current Limit Resistor (Ω)	1400	806	499	324	226
Current Limit (A)	0.9	1.51	2.40	3.61	5.04



Figure 3: Current Limit vs. Current Limit Resistor

PCB Layout Guidelines

Efficient PCB layout is critical for stable operation. For best results, refer to Figure 4 and follow the guidelines below.

- 1. Place the high-current paths (VCC and VOUT) close to the device using short, direct, and wide traces.
- 2. Place the input capacitor (C1) as close to VCC and GND as possible.
- 3. Connect the VCC and VOUT pads to large copper traces for better thermal performance.
- 4. Place R_{LIMIT} (R1) close to ILIMIT.
- 5. Place DV/DT capacitor (C3) close to DV/DT.







Bottom Layer Figure 4: Recommended Layout



Design Example

Below is a design example following the application guidelines for the given specifications:

Table 3: Design Example

V _{IN}	5V
Current limit	2.4A
SS time	7.2ms

The detailed application schematic is shown in Figure 5. The typical performance and circuit waveforms are shown in the Typical Performance Characteristics section. For more detailed device applications, please refer to the related evaluation board datasheets.

TYPICAL APPLICATION CIRCUITS







PACKAGE INFORMATION







TOP VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN

NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
 EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
 LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-220.
 DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.