

## **IR20153S & (PbF)**

### **HIGH SIDE DRIVER WITH RECHARGE**

#### **Features**

- Floating channel designed for bootstrap operation
- Fully operational up to 150V
- Tolerant to negative transient voltage, dV/dt immune
- Gate drive supply range from 5V to 20V
- Undervoltage lockout
- Internal recharge FET for bootstrap refresh
- Internal deadtime of 11 $\mu$ s and 0.8 $\mu$ s
- CMOS Schmitt-triggered input logic
- Output out of phase with input
- Reset input
- Split pull-up and pull-down gate drive pins
- Also available LEAD-FREE (PbF)


#### **Product Summary**

V <sub>OFFSET</sub>	150V max.
I <sub>O</sub> +/-	400mA @ VBS=7V, 1.5A @ VBS=16V
V <sub>OUT</sub>	5-20V
t <sub>on/off</sub>	1.0 and 0.3 $\mu$ s


#### **Description**

The IR20153S is a high voltage, high speed power MOSFET driver. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS output down to 3.3V. The output driver features a high pulse current buffer stage designed for minimum cross-conduction. The floating channel can be used to drive an N-channel power MOSFET in the high or low side configuration which operates up to 150 volts.

#### **Package**



#### **Typical Connection**



## Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to GND, all currents are defined positive into any lead. This is a stress only rating and operation of the device at these or any conditions exceeding those indicated in the operational sections of this specifications is not implied.

Symbol	Definition	Min.	Max.	Units
$V_B$	High side driver output stage voltage	-5.0	170	V
$V_S$	High side floating supply offset voltage	-8.0	150	
$V_{HO}$	Output voltage gate high connection	$V_S - 0.3$	$V_B + 0.3$	
$V_{CC}$	Low side fixed supply voltage	-0.3	25	
$V_{IN}$	Input voltage (IN and RESET)		-0.3	$V_{CC} + 0.3$
$dV/dt$	Allowable offset voltage slew rate	—	50	V/nsec
$T_J$	Junction temperature	-55	150	
$T_S$	Storage temperature	-55	150	°C
$T_L$	Lead temperature (soldering, 10 seconds)	—	300	

## Recommended Operating Conditions

The input/output logic timing diagram is shown in Fig. 2. For proper operation the device should be used within the recommended conditions. All voltage parameters are absolute voltages referenced to GND. The VS offset rating is tested with all suppliers biased at  $V_{CC}=5V$  and  $V_{BS}=7V$ .

Symbol	Definition	Min.	Max.	Units
$V_B$	High side driver output stage voltage	$V_S + 5$	$V_S + 20$	V
$V_S$	High side floating supply offset voltage	-1.6	150	
$V_{HO}$	Output voltage gate high connection	$V_S$	$V_B$	
$V_{CC}$	Supply voltage	5	20	
$V_{IN}$	Input voltage (IN and RESET)	0	$V_{CC}$	
$T_A$	Ambient temperature	-55	150	°C

## Electrical Characteristics

Unless otherwise specified, V<sub>CC</sub> = 5V, V<sub>BS</sub> = 7V, V<sub>S</sub> = 0V, IN = 0V, RES = 5V, load R = 50Ω, C = 6.8nF (see Figure 3). Unless otherwise noted, these specifications apply for an operating ambient temperature of T<sub>A</sub> = 25°C.

<b>Symbol</b>	<b>Definition</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Units</b>	<b>Test Conditions</b>
<b>VCC Supply Characteristics</b>						
V <sub>CCUV+</sub>	V <sub>CC</sub> supply undervoltage positive going threshold	—	—	4.3	V	V <sub>CC</sub> rising from 0V
V <sub>CCUV-</sub>	V <sub>CC</sub> supply undervoltage negative going threshold	2.5	—	—		V <sub>CC</sub> dropping from 5V
V <sub>CCUVHYS</sub>	V <sub>CC</sub> supply undervoltage lockout hysteresis	0.01	0.3	0.60		
I <sub>QCC</sub>	V <sub>CC</sub> supply current	—	—	400	μA	V <sub>CC</sub> = 3.6V & 6.5V
<b>VBS Supply Characteristics</b>						
V <sub>BUSV+</sub>	V <sub>BS</sub> supply undervoltage positive going threshold	—	—	4.3	V	V <sub>BS</sub> rising from 0V
V <sub>BUSV-</sub>	V <sub>BS</sub> supply undervoltage negative going threshold	2.5	—	—		V <sub>BS</sub> dropping from 5V
V <sub>BUSVHYS</sub>	V <sub>BS</sub> supply undervoltage lockout hysteresis	0.01	0.3	0.60		
I <sub>QBS1</sub>	V <sub>BS</sub> supply current	—	—	100	μA	static mode, V <sub>BS</sub> = 7V, IN = 0V or 5V
I <sub>QBS2</sub>	V <sub>BS</sub> supply current	—	—	200	μA	static mode, V <sub>BS</sub> = 16V, IN = 0V or 5V
<b>VB, VS Supply Characteristics</b>						
I <sub>LK</sub>	Offset supply leakage current	—	—	50	μA	V <sub>B</sub> = V <sub>S</sub> = 150V
<b>Gate Driver Characteristics</b>						
I <sub>O+1</sub>	Peak output source current	250	400	—	mA	
I <sub>O+2</sub>	Peak output source current	800	1500	—	mA	V <sub>BS</sub> = 16V
t <sub>r1</sub>	Output rise time	—	0.2	0.4	μsec	
t <sub>r2</sub>	Output rise time	—	0.1	0.2	μsec	V <sub>BS</sub> = 16V
I <sub>O-1</sub>	Peak output sink current	250	400	—	mA	IN = 5V
I <sub>O-2</sub>	Peak output sink current	800	1500	—	mA	V <sub>BS</sub> = 16V, IN = 5V
t <sub>f1</sub>	Output fall time	—	0.2	0.4	μsec	IN = 5V
t <sub>f2</sub>	Output fall time	—	0.1	0.2	μsec	V <sub>BS</sub> = 16V, IN = 5V
t <sub>on</sub>	Input-to-Output Turn-on propagation delay (50% input level to 10% output level)	—	1.0	2.0	μsec	
t <sub>off</sub>	Input-to-Output Turn-off propagation delay (50% input level to 90% output level)	—	0.3	0.9	μsec	
t <sub>RES,off</sub>	RES-to-Output Turn-off propagation delay (50% input level to 90% [t <sub>phl</sub> ] output levels)	—	0.3	0.9	μsec	

# IR20153S & (PbF)

International  
**IR** Rectifier

## Electrical Characteristics

Unless otherwise specified,  $V_{CC} = 5V$ ,  $V_{BS} = 7V$ ,  $V_S = 0V$ ,  $IN = 0V$ ,  $RES = 5V$ , load  $R = 50\Omega$ ,  $C = 6.8nF$  (see Figure 3).  
Unless otherwise noted, these specifications apply for an operating ambient temperature of  $T_A = 25^\circ C$ .

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
<b>Gate Driver Characteristics cont.</b>						
$t_{res,ON}$	RES-to-Output Turn-On Propagation Delay (50% input level to 10% [tplh] output levels)	-	1.0	2.0	$\mu sec$	
<b>Input Characteristics</b>						
$V_{INH}$	High Logic Level Input Threshold	3	-	-	V	
$V_{INL}$	Low Logic Level Input Threshold	-	-	1.4	V	
$R_{IN}$	High Logic Level Input Resistance	40	100	220	$k\Omega$	
$V_{H\_RES}$	High Logic Level RES Input Threshold	3	-	-	V	
$V_{L\_RES}$	Low Logic Level RES Input Threshold	-	-	1.4	V	
$R_{RES}$	High Logic Level RES Input Resistance	40	100	220	$k\Omega$	
<b>Recharge Characteristics</b> (see Figure 3a)						
$t_{on\_rech}$	Recharge Transistor Turn-On Propagation Delay	7	11	15	$\mu sec$	$V_S = 5V$
$t_{off\_rech}$	Recharge Transistor Turn-Off Propagation Delay	-	0.3	0.9	$\mu sec$	
$V_{RECH}$	Recharge Output Transistor On-State Voltage Drop	-	-	1.2	V	$I_S = 1mA$ , $IN = 5V$
<b>Deadtime Characteristics</b>						
$DTHOFF$	High Side Turn-Off to Recharge gate Turn-On	7	11	15	$\mu sec$	
$DTHON$	Recharge gate Turn-Off to High Side Turn-On0.	0.4	0.8	1.5	$\mu sec$	

A True table for  $V_{CC}$ ,  $V_{BS}$ , RESET, IN,  $H_o$  and RechFET is shown as follows. This truth table is for ACTIVE LOW IN.

$V_{CC}$	$V_{BS}$	RESET-	IN-	$H_o$	RechFET
< $V_{CCUVLO}-$	< $V_{BSUVLO}-$	HIGH	HIGH	OFF	ON
< $V_{CCUVLO}-$	< $V_{BSUVLO}-$	HIGH	LOW	OFF	ON
< $V_{CCUVLO}-$	< $V_{BSUVLO}-$	LOW	HIGH	OFF	ON
< $V_{CCUVLO}-$	< $V_{BSUVLO}-$	LOW	LOW	OFF	ON
< $V_{CCUVLO}-$	> $V_{BSUVLO}+$	HIGH	HIGH	OFF	ON
< $V_{CCUVLO}-$	> $V_{BSUVLO}+$	HIGH	LOW	OFF	ON
< $V_{CCUVLO}-$	> $V_{BSUVLO}+$	LOW	HIGH	OFF	ON
< $V_{CCUVLO}-$	> $V_{BSUVLO}+$	LOW	LOW	OFF	ON
> $V_{CCUVLO}+$	< $V_{BSUVLO}-$	HIGH	HIGH	OFF	ON
> $V_{CCUVLO}+$	< $V_{BSUVLO}-$	HIGH	LOW	OFF	OFF
> $V_{CCUVLO}+$	< $V_{BSUVLO}-$	LOW	HIGH	OFF	ON
> $V_{CCUVLO}+$	< $V_{BSUVLO}-$	LOW	LOW	OFF	ON
> $V_{CCUVLO}+$	> $V_{BSUVLO}+$	HIGH	HIGH	OFF	ON <sup>1</sup>
> $V_{CCUVLO}+$	> $V_{BSUVLO}+$	HIGH	LOW	ON	OFF <sup>1</sup>
> $V_{CCUVLO}+$	> $V_{BSUVLO}+$	LOW	HIGH	OFF	ON <sup>1</sup>
> $V_{CCUVLO}+$	> $V_{BSUVLO}+$	LOW	LOW	OFF	ON <sup>1</sup>

RESET = HIGH indicates that high side MOSFET is allowed to be turned on.

RESET = LOW indicates that high side MOSFET is OFF.

IN = LOW indicates that high side MOSFET is on.


IN = HIGH indicates that high side MOSFET is off.

RechFET = ON indicates that the recharge MOSFET is on.

RechFET = OFF indicates that the recharge MOSFET is off.

<sup>1</sup> Note: Refer to the RESET functionality graph of Figure 7, for VCC and VBS voltage ranges under which the functionality is normal.


## Functional Block Diagram




## Lead Definitions and Assignments

Symbol	Description
VCC	Driver Supply
IN-	Driver Control Signal Input
GND	Ground
RESET	Driver Enable Signal Input
VS	MOSFET Source Connection
H <sub>OL</sub>	MOSFET Gate Low Connection
H <sub>OH</sub>	MOSFET Gate High Connection
VB	Driver Output Stage Supply

8-Lead SOIC



**Figure 1. Input/Output Functional Diagram**



**Figure 1a. Reset Timing Diagram**

# IR20153S & (PbF)

International  
**IR** Rectifier




Figure 2. Input/Output Timing Diagram






Figure 2a. Output Timing Diagram




**Figure 3. Switching Time Test Circuit**




**Figure 3a. Ton\_rech and Toff\_rech Test Circuit**

# IR20153S & (PbF)


International  
**IR** Rectifier




**Figure 4. Positive Input and Reset Threshold Voltage vs.  $V_{supply}$**




**Figure 5. Negative Input and Reset Threshold Voltage vs.  $V_{supply}$**



**Figure 6. Input and Reset Impedance vs. Temperature**




**Figure 7. Recharge FET I-V Curve**




**Figure 8. Reset Functionality**


This graph explains the functionality limitation as a function of VCC, VBS and temperature. Each curve on the graph represents VCC Vs. VBS, for a particular temperature. For each particular temperature and VCC, the output is non-functional for any value of VBS above the drawn curve. But for any value of VBS below the curve the functionality is fine.



**Figure 9. Output Sink Current vs. VBS**




**Figure 10. Output Source Current vs. Temperature, VBS=7V**




**Figure 11. Turn-on Propagation Delay vs. Temperature, VBS=7V**

# IR20153S & (PbF)


International  
**IR** Rectifier




**Figure 12. Turn-off Propagation Delay  
vs. Temperature, VBS=7V**




**Figure 13. RES-to-Output Turn-on Propagation  
Delay vs. Temperature, VBS=7V**




**Figure 14. RES-to-Output Turn-off Propagation  
Delay vs. Temperature, VBS=7V**




**Figure 15. High Logic Level Input Resistance  
vs. Temperature, VBS=7V**




**Figure 16. High Logic Level RES Input Resistance vs. Temperature, VBS=7V**




**Figure 17. Recharge Transistor Turn-on Propagation Delay vs. Temperature, VBS=7V**



**Figure 18. Recharge Transistor Turn-off Propagation Delay vs. Temperature, VBS=7V**




**Figure 19. High Side Turn-off to Recharge Gate Turn-on vs. Temperature, VBS=7V**




**Figure 20. Recharge Gate Turn-off to High Side Turn-on vs. Temperature, VBS=7V**

## Case outline



## LEADFREE PART MARKING INFORMATION



## ORDER INFORMATION

**Basic Part (Non-Lead Free)**  
8-Lead SOIC IR20153S order IR20153S

**Leadfree Part**  
8-Lead SOIC IR20153S order IR20153SPbF

International  
**IR** Rectifier

This product has been designed and qualified for the industrial market.  
Qualification Standards can be found on IR's Web Site <http://www.irf.com>

Data and specifications subject to change without notice.

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105  
10/25/2004