

8-Bit

XC864

8-Bit Single-Chip Microcontroller

Data Sheet V1.1 2009-03

Microcontrollers

Edition 2009-03

Published by
Infineon Technologies AG
81726 Munich, Germany
© 2009 Infineon Technologies AG
All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



8-Bit

XC864

8-Bit Single-Chip Microcontroller

Data Sheet V1.1 2009-03

Microcontrollers

XC864 Dat Revision H		2009-03	V 1.1				
Previous Ve	ersion:	V1.0					
Page	Subjects (major changes since last revision)						
Changes fr	rom V1.0 2	008-08 to V1.1 2009-03					
3	Modified t	Modified the paragraph to remove the Automotive quality profile					

### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



# 8-Bit Single-Chip Microcontroller XC800 Family

XC864

# 1 Summary of Features

- · High-performance XC800 Core
  - compatible with standard 8051 processor
  - two clocks per machine cycle architecture (for memory access without wait state)
  - two data pointers
- · On-chip memory
  - 8 Kbytes of Boot ROM
  - 256 bytes of RAM
  - 512 bytes of XRAM
  - 4 Kbytes of Flash for code (and data) (includes memory protection strategy)
- I/O port supply at 3.3 V/5.0 V and core logic supply at 2.5 V (generated by embedded voltage regulator)

(further features are on next page)




Figure 1 XC864 Functional Units



#### **Summary of Features**

#### Features (continued):

- Reset generation
  - Power-On reset
  - Hardware reset
  - Brownout reset for core logic supply
  - Watchdog timer reset
  - Power-Down Wake-up reset
- On-chip OSC and PLL for clock generation
  - PLL loss-of-lock detection
- · Power saving modes
  - slow-down mode
  - idle mode
  - power-down mode with wake-up capability via RXD or EXINT0
  - clock gating control to each peripheral
- Programmable 16-bit Watchdog Timer (WDT)
- Four ports
  - 9 pins as digital I/O
  - 4 pins as digital/analog input
- 4-channel, 8-bit ADC
- Three 16-bit timers
  - Timer 0 and Timer 1 (T0 and T1)
  - Timer 2
- Capture/compare unit for PWM signal generation (CCU6)
- Full-duplex serial interface (UART)
- Synchronous serial channel (SSC)
- On-chip debug support
  - 1 Kbyte of monitor ROM (part of the 8-Kbyte Boot ROM)
  - 64 bytes of monitor RAM
- PG-TSSOP-20 pin package
- Ambient temperature range T<sub>∆</sub>:
  - SAF (-40 to 85 °C)
  - SAK (-40 to 125 °C)



#### **Summary of Features**

#### **XC864 Variant Devices**

The XC864 product family features devices with different power supply range and temperature, offering cost-effective solution for different application requirements. The package type available is TSSOP-20.

Table 1-1 summarizes the list of XC864 devices.

Table 1-1 Device Profile

Sales Type	Device Type	Program Memory (Kbytes)	Power Supply (V)	Temp- erature Profile (°C)	Quality Profile
SAK-XC864L-1FRI 5V	Flash	4	5.0	-40 to 125	Industrial
SAK-XC864L-1FRI 3V3	Flash	4	3.3	-40 to 125	Industrial
SAF-XC864L-1FRI 5V	Flash	4	5.0	-40 to 85	Industrial
SAF-XC864L-1FRI 3V3	Flash	4	3.3	-40 to 85	Industrial

## **Ordering Information**

The ordering code for Infineon Technologies microcontrollers provides an exact reference to the required product. This ordering code identifies:

- The derivative itself, i.e. its function set, the temperature range, and the supply voltage
- the package and the type of delivery

For the available ordering codes for the XC864, please refer to your responsible sales representative or your local distributor.

As this document refers to all the derivatives, some descriptions may not apply to a specific product. For simplicity all versions are referred to by the term XC864 throughout this document.



# 2 General Device Information

# 2.1 Block Diagram




Figure 2 XC864 Block Diagram



# 2.2 Logic Symbol




Figure 3 XC864 Logic Symbol



## 2.3 Pin Configuration

The pin configuration of the XC864, which is based on the PG-TSSOP-20 package, is shown in **Figure 4**. Every package pin is bonded to an input port pin or a bidirectional port pin except Pin 15. It is bonded to 2 bidirectional port pins namely, P1.0 and P1.1. Configurations of both port pins to output direction concurrently must be avoided to prevent permanent damage to the chip<sup>1)</sup>.

In addition, open drain output mode with pull-up device enabled is recommended for P1.1 as TXD function and input mode for P1.0 as RXD function in single wire UART communication.




Figure 4 XC864 Pin Configuration, PG-TSSOP-20 Package (top view)

<sup>1)</sup> Protection against improper usage of P1.0 and P1.1 is not available in XC864.



# 2.4 Pin Definitions and Functions

Table 1 Pin Definitions and Functions

Symbol	Pin Number	Туре	Reset State	Function			
P0		I/O		Port 0 Port 0 is an 8-bit bidirectional general purpose I/O port. It can be used as alternate functions for the JTAG, CCU6, UART, Timer 2 and SSC.			
P0.0	5		Hi-Z	TCK_0 T12HR_1 CC61_1 CLKOUT_0 RXDO_1	JTAG Clock Input CCU6 Timer 12 Hardware Run Input Input/Output of Capture/ Compare channel 1 Clock Output UART Transmit Data Output		
P0.1	7		Hi-Z	TDI_0 T13HR_1 RXD_1 COUT61_1 EXF2_1	JTAG Serial Data Input CCU6 Timer 13 Hardware Run Input UART Receive Data Input Output of Capture/Compare channel 1 Timer 2 External Flag Output		
P0.2	6		PU	CTRAP_2 TDO_0 TXD_1	CCU6 Trap Input JTAG Serial Data Output UART Transmit Data Output/ Clock Output		
P0.3	19		Hi-Z	SCK_1 COUT63_1	SSC Clock Input/Output Output of Capture/Compare channel 3		
P0.4	20		Hi-Z	MTSR_1 CC62_1	SSC Master Transmit Output/ Slave Receive Input Input/Output of Capture/ Compare channel 2		
P0.5	1		Hi-Z	MRST_1 EXINT0_0 COUT62_1	SSC Master Receive Input/Slave Transmit Output External Interrupt Input 0 Output of Capture/Compare channel 2		



 Table 1
 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Туре	Reset State	Function			
P1		I/O		Port 1 Port 1 is an 8-bit bidirectional general purpose I/O port. It can be used as alternate functions for the JTAG, CCU6, UART, Timer 0, Timer 2 and SSC.			
P1.0/ P1.1	15		PU	RXD_0 UART Receive Data Input T2EX Timer 2 External Trigger Input EXINT3 External Interrupt Input 3 T0 Timer 0 Input TDO_1 JTAG Serial Data Output TXD_0 UART Transmit Data Output/ Clock Output			
				Note: Pin 15 is bonded to both P1.0 and P1.1 port pins. See Section 2.3 on the types of port pin configuration to be avoided to prevent permanent damage.			



 Table 1
 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Туре	Reset State	Function		
P2		I		Port 2 Port 2 is an 8-bit general purpose input-only port. It can be used as alternate functions for the digital inputs of the JTAG and CCU6. It is also used as the analog inputs for the ADC.		
P2.0	8		Hi-Z	CCPOS0_0 EXINT1_0 T12HR_2 TCK_1 CC61_3 AN0	CCU6 Hall Input 0 External Interrupt Input 1 CCU6 Timer 12 Hardware Run Input JTAG Clock Input Input of Capture/Compare channel 1 Analog Input 0	
P2.1	9		Hi-Z	CCPOS1_0 EXINT2_0 T13HR_2 TDI_1 CC62_3 AN1	CCU6 Hall Input 1 External Interrupt Input 2 CCU6 Timer 13 Hardware Run Input JTAG Serial Data Input Input of Capture/Compare channel 2 Analog Input 1	
P2.2	10		Hi-Z	CCPOS2_0 CTRAP_1 CC60_3 AN2	CCU6 Hall Input 2 CCU6 Trap Input Input of Capture/Compare channel 0 Analog Input 2	
P2.7	14		Hi-Z	AN7	Analog Input 7	



 Table 1
 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Туре	Reset State	Function
P3		I/O		Port 3 Port 3 is an 8-bit bidirectional general purpose I/O port. It can be used as alternate functions for CCU6.
P3.0	16		Hi-Z	CCPOS1_2 CCU6 Hall Input 1 CC60_0 Input/Output of Capture/ Compare channel 0
P3.1	17		Hi-Z	CCPOS0_2 CCU6 Hall Input 0 CC61_2 Input/Output of Capture/ Compare channel 1 COUT60_0 Output of Capture/Compare channel 0
$V_{DDP}$	11	_	_	I/O Port Supply (3.3 or 5.0 V) Also used by EVR and analog modules. All pins must be connected.
$\overline{V_{DDC}}$	3	_	_	Core Supply Monitor (2.5 V)
$\overline{V_{SSC}}$	2	_	_	Core Supply Ground
$\overline{V_{AREF}}$	13	_	_	ADC Reference Voltage
$V_{AGND}/V_{SSP}$	12	_	_	ADC Reference Ground/ I/O Ground All pins must be connected.
TMS	4	1	PD	Test Mode Select
RESET	18	ı	PU	Reset Input



# 3 Functional Description

#### 3.1 Processor Architecture

The XC864 is based on a high-performance 8-bit Central Processing Unit (CPU) that is compatible with the standard 8051 processor. While the standard 8051 processor is designed around a 12-clock machine cycle, the XC864 CPU uses a 2-clock machine cycle. This allows fast access to ROM or RAM memories without wait state. Access to the Flash memory, however, requires an additional wait state (one machine cycle). The instruction set consists of 45% one-byte, 41% two-byte and 14% three-byte instructions.

The XC864 CPU provides a range of debugging features, including basic stop/start, single-step execution, breakpoint support and read/write access to the data memory, program memory and SFRs.

Figure 5 shows the CPU functional blocks.




Figure 5 CPU Block Diagram



## 3.2 Memory Organization

The XC864 consists of four types of memory:

- 8 Kbytes of Boot ROM program memory
- 256 bytes of internal RAM data memory
- 512 bytes of XRAM memory (XRAM can be read/written as program memory or external data memory)
- 128 Special Function Register
- · 4 Kbytes of Flash for code (and data)

Figure 6 illustrates the memory map of the address spaces of the XC864-1FR device.




Figure 6 Memory Map of XC864



## 3.2.1 Memory Protection Strategy

The XC864 memory protection strategy includes:

- Read-out protection: The user is able to protect the contents in the Flash memory from being read
- Flash program and erase protection: The Flash memory in all devices can be enabled for program and erase protection
- Block external access and allow only boot in User Mode: Disable BSL and OCDS modes.

Flash memory protection modes provided are:

- Mode 0: Protect against accidental erase and block external access.
- Mode 1: Read, program and erase protection are enabled, and block external access.

Flash protection is enabled by installing the user password via BSL mode 6. The user setting of password for selection of each protection mode and the restrictions imposed are summarized in **Table 2**. Flash protection mode 1 is meaningful only if the Flash is used for code only. Otherwise if the Flash is used partially for code and partially for data, then only Flash protection mode 0 is meaningful.

Note: In XC864, the type of Flash protection scheme will affect the entering of BSL Mode once User Mode is entered.

Table 2 Flash Protection Modes

Mode	0	1
Selection	MSB of password = 0	MSB of password = 1
Flash contents can be read by	Read instructions in any program memory	Read instructions in Flash
Flash program	Possible	Not possible



Table 2 Flash Protection Modes (cont'd)

Flash erase	Possible, on condition that bit DFLASHEN in register MISC_CON is set to 1 prior to each erase	Not possible
Additional Protection	operation  Block external access (can only start in User Mode)	Block external access (can only start in User Mode)
Subsequent entering of BSL mode with LSB of password is 1	Possible <sup>1)</sup> ; For detailed descriptions, see "User Mode Entry 2" on Page 59	Possible; For detailed descriptions, see "User Mode Entry 2" on Page 59
Subsequent entering of BSL mode with LSB of password is 0	Not possible <sup>1)</sup>	Not possible

With MSB of password = 0, Flash content can be upgraded using a predefined routine in the user code via In-Application Programming(IAP). Programming via BSL mode is not needed. See "User Mode Entry 3" on Page 60.

BSL mode 6, which is used for enabling Flash protection, can also be used for disabling Flash protection. Here, the programmed password must be provided by the user. A password match triggers an automatic erase of the read-protected Flash contents (sector(s) to erase is defined by password, see **Table 3**), and the programmed password is erased. The Flash protection is then disabled upon the next reset.



**Table 3** Password Definition

Password	To Enable Protection: Type of Hardware Protection <sup>1)</sup>	To Remove Protection: Sectors to Erase <sup>2)</sup> before Remove Hardware Protection
1XXXXXXX <sub>B</sub>	Read/Program/Erase	All Sectors
00001XXX <sub>B</sub>	Erase	Sector 0
00010XXX <sub>B</sub>	Erase	Sector 0 and 1
00011XXX <sub>B</sub>	Erase	Sector 0 to 2
00100XXX <sub>B</sub>	Erase	Sector 0 to 3
00101XXX <sub>B</sub>	Erase	Sector 0 to 4
00110XXX <sub>B</sub>	Erase	Sector 0 to 5
00111XXX <sub>B</sub>	Erase	Sector 0 to 6
01000XXX <sub>B</sub>	Erase	Sector 0 to 7
01001XXX <sub>B</sub>	Erase	Sector 0 to 8
01010XXX <sub>B</sub>	Erase	All Sector
Others	Erase	None

<sup>1)</sup> On the whole Flash. This hardware protection is complimented by the 'block external access' feature (see Table 2).

Although no protection scheme can be considered infallible, the XC864 memory protection strategy provides a very high level of protection for a general purpose microcontroller.

<sup>&</sup>lt;sup>2)</sup> Controlled automatically by BSL mode 6 routine in Boot ROM, based on the password previously installed by the user when enabling Flash protection.



Reset Value: 04<sub>H</sub>

## 3.2.2 Special Function Register

The Special Function Registers (SFRs) occupy direct internal data memory space in the range  $80_H$  to FF $_H$ . All registers, except the program counter, reside in the SFR area. The SFRs include pointers and registers that provide an interface between the CPU and the on-chip peripherals. As the 128-SFR range is less than the total number of registers required, address extension mechanisms are required to increase the number of addressable SFRs. The address extension mechanisms include:

- Mapping
- Paging

## 3.2.2.1 Address Extension by Mapping

Address extension is performed at the system level by mapping. The SFR area is extended into two portions: the standard (non-mapped) SFR area and the mapped SFR area. Each portion supports the same address range  $80_H$  to FF<sub>H</sub>, bringing the number of addressable SFRs to 256. The extended address range is not directly controlled by the CPU instruction itself, but is derived from bit RMAP in the system control register SYSCON0 at address  $8F_H$ . To access SFRs in the mapped area, bit RMAP in SFR SYSCON0 must be set. Alternatively, the SFRs in the standard area can be accessed by clearing bit RMAP. The SFR area can be selected as shown in **Figure 7**.

# SYSCON0 System Control Register 0

7	6	5	4	3	2	1	0
	1	0	1	1	1	0	RMAP
		r			rw	r	rw

Field	Bits	Туре	Description
RMAP	0	rw	<ul> <li>Special Function Register Map Control</li> <li>The access to the standard SFR area is enabled.</li> <li>The access to the mapped SFR area is enabled.</li> </ul>
1	2	rw	Reserved Returns the last value if read; should be written with 1.
0	1,[7:3]	r	Reserved Returns 0 if read; should be written with 0.



Note: The RMAP bit must be cleared/set by ANL or ORL instructions.

As long as bit RMAP is set, the mapped SFR area can be accessed. This bit is not cleared automatically by hardware. Thus, before standard/mapped registers are accessed, bit RMAP must be cleared/set, respectively, by software.




Figure 7 Address Extension by Mapping



## 3.2.2.2 Address Extension by Paging

Address extension is further performed at the module level by paging. With the address extension by mapping, the XC864 has a 256-SFR address range. However, this is still less than the total number of SFRs needed by the on-chip peripherals. To meet this requirement, some peripherals have a built-in local address extension mechanism for increasing the number of addressable SFRs. The extended address range is not directly controlled by the CPU instruction itself, but is derived from bit field PAGE in the module page register MOD\_PAGE. Hence, the bit field PAGE must be programmed before accessing the SFR of the target module. Each module may contain a different number of pages and a different number of SFRs per page, depending on the specific requirement. Besides setting the correct RMAP bit value to select the SFR area, the user must also ensure that a valid PAGE is selected to target the desired SFR. A page inside the extended address range can be selected as shown in **Figure 8**.




Figure 8 Address Extension by Paging



In order to access a register located in a page different from the actual one, the current page must be left. This is done by reprogramming the bit field PAGE in the page register. Only then can the desired access be performed.

If an interrupt routine is initiated between the page register access and the module register access, and the interrupt needs to access a register located in another page, the current page setting can be saved, the new one programmed and finally, the old page setting restored. This is possible with the storage fields STx (x = 0 - 3) for the save and restore action of the current page setting. By indicating which storage bit field should be used in parallel with the new page value, a single write operation can:

- Save the contents of PAGE in STx before overwriting with the new value (this is done in the beginning of the interrupt routine to save the current page setting and program the new page number); or
- Overwrite the contents of PAGE with the contents of STx, ignoring the value written to the bit positions of PAGE (this is done at the end of the interrupt routine to restore the previous page setting before the interrupt occurred)




Figure 9 Storage Elements for Paging

With this mechanism, a certain number of interrupt routines (or other routines) can perform page changes without reading and storing the previously used page information. The use of only write operations makes the system simpler and faster. Consequently, this mechanism significantly improves the performance of short interrupt routines.

The XC864 supports local address extension for:

- Parallel Ports
- Analog-to-Digital Converter (ADC)
- Capture/Compare Unit 6 (CCU6)
- System Control Registers

The page register has the following definition:



Reset Value: 00<sub>H</sub>

# MOD\_PAGE Page Register for module MOD

7	6	5	4	3	2	1	0
0	P	STN	NR	0		PAGE	1
W	/	W	1	r	•	rwh	•

Field	Bits	Type	Description
PAGE	[2:0]	rwh	Page Bits When written, the value indicates the new page. When read, the value indicates the currently active page.
STNR	[5:4]	W	Storage Number This number indicates which storage bit field is the target of the operation defined by bit field OP. If OP = 10 <sub>B</sub> , the contents of PAGE are saved in STx before being overwritten with the new value. If OP = 11 <sub>B</sub> , the contents of PAGE are overwritten by the contents of STx. The value written to the bit positions of PAGE is ignored.  O ST0 is selected.  O ST1 is selected.  ST2 is selected.  ST3 is selected.
OP	[7:6]	W	<ul> <li>Operation</li> <li>0X Manual page mode. The value of STNR is ignored and PAGE is directly written.</li> <li>10 New page programming with automatic page saving. The value written to the bit positions of PAGE is stored. In parallel, the previous contents of PAGE are saved in the storage bit field STx indicated by STNR.</li> <li>11 Automatic restore page action. The value written to the bit positions PAGE is ignored and instead, PAGE is overwritten by the contents of the storage bit field STx indicated by STNR.</li> </ul>



Field	Bits	Type	Description
0	3	r	Reserved
			Returns 0 if read; should be written with 0.

Data Sheet 21 V 1.1, 2009-03



Reset Value: 07<sub>H</sub>

#### 3.2.3 Bit Protection Scheme

The bit protection scheme prevents direct software writing of selected bits (i.e., protected bits) using the PASSWD register. When the bit field MODE is  $11_B$ , writing  $10011_B$  to the bit field PASS opens access to writing of all protected bits, and writing  $10101_B$  to the bit field PASS closes access to writing of all protected bits. Note that access is opened for maximum 32 CCLKs if the "close access" password is not written. If "open access" password is written again before the end of 32 CCLK cycles, there will be a recount of 32 CCLK cycles. The protected bits include NDIV, WDTEN, PD, and SD.

# PASSWD Password Register

	•						•••
7	6	5	4	3	2	1	0
	1	PASS	1	1	PROTECT _S	МС	DDE
		W	•	•	rh	r	\ <b>\</b> /

Field	Bits	Туре	Description
MODE	[1:0]	rw	Bit Protection Scheme Control bits  00 Scheme Disabled  11 Scheme Enabled (default)  Others: Scheme Enabled  These two bits cannot be written directly. To change the value between 11 <sub>B</sub> and 00 <sub>B</sub> , the bit field PASS must be written with 11000 <sub>B</sub> ; only then, will the MODE[1:0] be registered.
PROTECT_S	2	rh	Bit Protection Signal Status bit This bit shows the status of the protection.  O Software is able to write to all protected bits.  Software is unable to write to any protected bits.
PASS	[7:3]	W	Password bits The Bit Protection Scheme only recognizes three patterns.  11000 <sub>B</sub> Enables writing of the bit field MODE.  10011 <sub>B</sub> Opens access to writing of all protected bits.  10101 <sub>B</sub> Closes access to writing of all protected bits.



## 3.2.4 XC864 Register Overview

The SFRs of the XC864 are organized into groups according to their functional units. The contents (bits) of the SFRs are summarized in **Table 4** to **Table 12**, with the addresses of the bitaddressable SFRs appearing in bold typeface.

Note: Bits marked as 0 or 1 must be initialized per se, the functionality of the device with the other setting is not guaranteed.

The CPU SFRs can be accessed in both the standard and mapped memory areas (RMAP = 0 or 1).

Table 4 CPU Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	0 or 1	1			1					
81 <sub>H</sub>	SP Reset: 0	7 <sub>H</sub> Bit Field				S	SP.			
	Stack Pointer Register	Туре				r	w			
82 <sub>H</sub>	DPL Reset: 0	00 <sub>H</sub> Bit Field	DPL7	DPL6	DPL5	DPL4	DPL3	DPL2	DPL1	DPL0
	Data Pointer Register Low	Туре	rw	rw	rw	rw	rw	rw	rw	rw
83 <sub>H</sub>	DPH Reset: 0	00 <sub>H</sub> Bit Field	DPH7	DPH6	DPH5	DPH4	DPH3	DPH2	DPH1	DPH0
	Data Pointer Register High	Туре	rw	rw	rw	rw	rw	rw	rw	rw
87 <sub>H</sub>	PCON Reset: 0	00 <sub>H</sub> Bit Field	SMOD		0		GF1	GF0	0	IDLE
	Power Control Register	Туре	rw		r		rw	rw	r	rw
88 <sub>H</sub>	TCON Reset: 0	00 <sub>H</sub> Bit Field	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
	Timer Control Register	Туре	rwh	rw	rwh	rw	rwh	rw	rwh	rw
89 <sub>H</sub>	TMOD Reset: 0	00 <sub>H</sub> Bit Field	GATE1	0	T.	1M	GATE0	T0S	T	DM
	Timer Mode Register	Туре	rw	r	r	W	rw	rw	r	w
8A <sub>H</sub>	TL0 Reset: 0	00 <sub>H</sub> Bit Field				V	AL			
	Timer 0 Register Low	Туре				rv	vh			
8B <sub>H</sub>	TL1 Reset: 0	00 <sub>H</sub> Bit Field				V	AL			
	Timer 1 Register Low	Туре				rv	vh			
8C <sub>H</sub>	TH0 Reset: 0	00 <sub>H</sub> Bit Field				V	AL			
	Timer 0 Register High	Туре				rv	vh			
8D <sub>H</sub>	TH1 Reset: 0	00 <sub>H</sub> Bit Field				V	AL			
	Timer 1 Register High	Type				rv	vh			
98 <sub>H</sub>	SCON Reset: 0	00 <sub>H</sub> Bit Field	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
	Serial Channel Control Register	Туре	rw	rw	rw	rw	rw	rwh	rwh	rwh
99 <sub>H</sub>	SBUF Reset: 0	00 <sub>H</sub> Bit Field				V	AL			
	Serial Data Buffer Register	Туре				rv	vh			
A2 <sub>H</sub>	EO Reset: ( Extended Operation Register	00 <sub>H</sub> Bit Field		0		TRAP_ EN		0		DPSEL 0
		Туре		r		rw		r		rw
A8 <sub>H</sub>	IEN0 Reset: 0	00 <sub>H</sub> Bit Field	EA	0	ET2	ES	ET1	EX1	ET0	EX0
	Interrupt Enable Register 0	Туре	rw	r	rw	rw	rw	rw	rw	rw
B8 <sub>H</sub>	IP Reset: 0	00 <sub>H</sub> Bit Field		0	PT2	PS	PT1	PX1	PT0	PX0
	Interrupt Priority Register	Туре		r	rw	rw	rw	rw	rw	rw
B9 <sub>H</sub>	IPH Reset: 0	00 <sub>H</sub> Bit Field		0	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
	Interrupt Priority Register High	Туре		r	rw	rw	rw	rw	rw	rw
D0 <sub>H</sub>	PSW Reset: 0	00 <sub>H</sub> Bit Field	CY	AC	F0	RS1	RS0	OV	F1	Р
	Program Status Word Register	Туре	rwh	rwh	rw	rw	rw	rwh	rw	rh



Table 4 CPU Register Overview (cont'd)

Addr	Register Name		Bit	7	6	5	4	3	2	1	0
E0 <sub>H</sub>		Reset: 00 <sub>H</sub>	Bit Field	ACC7	ACC6	ACC5	ACC4	ACC3	ACC2	ACC1	ACC0
	Accumulator Register		Туре	rw	rw	rw	rw	rw	rw	rw	rw
E8 <sub>H</sub>	IEN1 Interrupt Enable Register 1	Reset: 00 <sub>H</sub>	Bit Field	ECCIP 3	ECCIP 2	ECCIP 1	ECCIP 0	EXM	EX2	ESSC	EADC
			Туре	rw	rw	rw	rw	rw	rw	rw	rw
F0 <sub>H</sub>		Reset: 00 <sub>H</sub>	Bit Field	B7	B6	B5	B4	B3	B2	B1	B0
	B Register		Туре	rw	rw	rw	rw	rw	rw	rw	rw
F8 <sub>H</sub>	IP1 Interrupt Priority Register 1	Reset: 00 <sub>H</sub>	Bit Field	PCCIP 3	PCCIP 2	PCCIP 1	PCCIP 0	PXM	PX2	PSSC	PADC
			Туре	rw	rw	rw	rw	rw	rw	rw	rw
F9 <sub>H</sub>	IPH1 Interrupt Priority Register 1	Reset: 00 <sub>H</sub> I High	Bit Field	PCCIP 3H	PCCIP 2H	PCCIP 1H	PCCIP 0H	PXMH	PX2H	PSSCH	PADC H
			Туре	rw	rw	rw	rw	rw	rw	rw	rw

The system control SFRs can be accessed in the standard memory area (RMAP = 0). A special case is SYSCON0 which can be accessed in both the standard and mapped memory areas (RMAP = 0 or 1).

Table 5 SCU Register Summary

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	0 or 1	II.	l.	I	1	l.	I		I	l
8F <sub>H</sub>	SYSCON0 Reset: 04 <sub>H</sub>	Bit Field			0			1	0	RMAP
	System Control Register 0	Туре	r					rw	r	rw
RMAP =	: 0	1								
BF <sub>H</sub>	SCU_PAGE Reset: 00 <sub>H</sub>	Bit Field	OP S		ST	STNR			PAGE	
	Page Register	Туре	١	N	١	N	r		rwh	
RMAP =	0, PAGE 0		•					•		
B3 <sub>H</sub>	MODPISEL Reset: 00 <sub>H</sub> Peripheral Input Select Register	Bit Field		0	JTAGT DIS	JTAGT CKS		0	EXINT 0IS	URRIS
		Туре		r	rw	rw		r	rw	rw
B4 <sub>H</sub>	IRCON0 Reset: 00 <sub>H</sub> Interrupt Request Register 0	Bit Field			0		EXINT 3	EXINT 2	EXINT 1	EXINT 0
		Туре			r		rwh	rwh	rwh	rwh
B5 <sub>H</sub>	IRCON1 Reset: 00 <sub>H</sub> Interrupt Request Register 1	Bit Field		0		ADCS RC1	ADCS RC0	RIR	TIR	EIR
		Туре		r		rwh	rwh	rwh	rwh	rwh
B7 <sub>H</sub>	EXICON0 Reset: 00 <sub>H</sub>	Bit Field	EXI	NT3	EXI	NT2	EXINT1		EXI	NT0
	External Interrupt Control Register 0	Туре	r	w	r	w	r	w	r	w
BB <sub>H</sub>	NMICON Reset: 00 <sub>H</sub> NMI Control Register	Bit Field	0	NMI ECC	NMI VDDP	NMI VDD	NMI OCDS	NMI FLASH	NMI PLL	NMI WDT
		Туре	r	rw	rw	rw	rw	rw	rw	rw
BC <sub>H</sub>	NMISR Reset: 00 <sub>H</sub> NMI Status Register	Bit Field	0	FNMI ECC	FNMI VDDP	FNMI VDD	FNMI OCDS	FNMI FLASH	FNMI PLL	FNMI WDT
		Туре	r	rwh	rwh	rwh	rwh	rwh	rwh	rwh
BD <sub>H</sub>	BCON Reset: 00 <sub>H</sub>	Bit Field	BGSEL 0 BRDIS BRPR		BRPRE		R			
	Baud Rate Control Register	Туре	rw r rw rw				rw			
BE <sub>H</sub>	BG Reset: 00 <sub>H</sub>	Bit Field	Field BR_VALUE							
	Baud Rate Timer/Reload Register	Туре				rv	vh			



Table 5 SCU Register Summary (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
E9 <sub>H</sub>	FDCON Reset: 00 <sub>H</sub> Fractional Divider Control Register	Bit Field	BGS	SYNEN	ERRSY N	EOFSY N	BRK0	NDOV	FDM	FDEN
		Туре	rw	rw	rwh	rwh	rwh	rwh	rw	rw
EA <sub>H</sub>	FDSTEP Reset: 00 <sub>H</sub>	Bit Field		II.		ST	EP		I	
	Fractional Divider Reload Register	Туре	rw							
EB <sub>H</sub>	FDRES Reset: 00 <sub>H</sub>	Bit Field	RESULT							
	Fractional Divider Result Register	Туре	rh							
	0, PAGE 1									
B3 <sub>H</sub>	ID Reset: 1B <sub>H</sub>	Bit Field	PRODID VERID							
	Identity Register	Туре			r				rw	
B4 <sub>H</sub>	PMCON0 Reset: 00 <sub>H</sub> Power Mode Control Register 0	Bit Field	0	WDT RST	WKRS	WK SEL	SD	PD		/S
		Туре	r	rwh	rwh	rw	rw	rwh		W
B5 <sub>H</sub>	PMCON1 Reset: 00 <sub>H</sub> Power Mode Control Register 1	Bit Field			0		T2_DIS	_DIS	SSC _DIS	ADC _DIS
		Туре			r		rw	rw	rw	rw
B7 <sub>H</sub>	PLL_CON Reset: 20 <sub>H</sub> PLL Control Register	Bit Field		NE	OIV		VCOB YP	OSC DISC	RESLD	LOCK
		Туре		r	W		rw	rw	rwh	rh
BA <sub>H</sub>	CMCON Reset: 00 <sub>H</sub> Clock Control Register	Bit Field	VCO SEL		0 CLKREL				REL	
		Туре	rw r					W		
BB <sub>H</sub>	PASSWD Reset: 07 <sub>H</sub> Password Register	Bit Field	PASS					PROTE CT_S	DE	
		Type	wh					rh	r	W
BC <sub>H</sub>	FEAL Reset: 00 <sub>H</sub>	Bit Field			E	CCERR	ADDR[7:	0]		
	Flash Error Address Register Low	Туре					h			
BD <sub>H</sub>	FEAH Reset: 00 <sub>H</sub> Flash Error Address Register High	Bit Field			E	CCERRA		:8]		
		Туре		•			h	0.0	051	
BE <sub>H</sub>	COCON Reset: 00 <sub>H</sub> Clock Output Control Register	Bit Field		0	TLEN	COUT			REL	
		Туре		r	rw	rw		r	W	551.40
E9 <sub>H</sub>	MISC_CON Reset: 00 <sub>H</sub> Miscellaneous Control Register	Bit Field				0				DFLAS HEN
		Туре				r				rwh
	0, PAGE 3	Inverse								
B3 <sub>H</sub>	XADDRH Reset: F0 <sub>H</sub> On-chip XRAM Address Higher Order	Bit Field					DRH			
D4		Type	I COURS!				0		COLICO	
B4 <sub>H</sub>	IRCON3 Reset: 00 <sub>H</sub> Interrupt Request Register 3	Bit Field	0 CCU6S R1				0		CCU6S R0	
DE	IDCONA Desett 00	Type					r		rwh	
B5 <sub>H</sub>	IRCON4 Reset: 00 <sub>H</sub> Interrupt Request Register 4	Bit Field	0 CCU6S R3						CCU6S R2	
D.D.	luonouon –	Туре					rwh			
BD <sub>H</sub>	MODSUSP Reset: 01 <sub>H</sub> Module Suspend Control Register	Bit Field			0		T2SUS P	T13SU SP	T12SU SP	WDTS USP
		Type			r		rw	rw	rw	rw

The WDT SFRs can be accessed in the mapped memory area (RMAP = 1).



Table 6 WDT Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0		
RMAP =	: 1		•	•				•	•			
BB <sub>H</sub>	WDTCON Reset: 00 <sub>H</sub> Watchdog Timer Control Register	Bit Field		0 WINB WDT EN PR				WDT EN	WDT RS	WDT IN		
		Туре		r	rw	rh	r	rw	rwh	rw		
BC <sub>H</sub>	WDTREL Reset: 00 <sub>H</sub>	Bit Field			•	WD1	REL					
	Watchdog Timer Reload Register		rw									
BD <sub>H</sub>	BD <sub>H</sub> WDTWINB Reset: 00 <sub>H</sub> Watchdog Window-Boundary Count		WDTWINB									
	Register	Туре				r	W					
BE <sub>H</sub>	WDTL Reset: 00 <sub>H</sub>	Bit Field				WD1	[7:0]					
	Watchdog Timer Register Low	Туре	rh									
BF <sub>H</sub>	WDTH Reset: 00 <sub>H</sub>	Bit Field	WDT[15:8]									
	Watchdog Timer Register High		rh									

The Port SFRs can be accessed in the standard memory area (RMAP = 0).

 Table 7
 Port Register Overview

Addr	Register Name		Bit	7	6	5	4	3	2	1	0
RMAP =	0						I	I		I	
B2 <sub>H</sub>	PORT_PAGE	Reset: 00 <sub>H</sub>	Bit Field	0	Р	ST	NR	0		PAGE	
	Page Register for PORT		Туре	V	/	٧	v	r	rwh		
RMAP =	0, Page 0								•		
80 <sub>H</sub>	P0_DATA	Reset: 00 <sub>H</sub>	Bit Field	0		P5	P4	P3	P2	P1	P0
	P0 Data Register		Туре	-	•	rwh	rwh	rwh	rwh	rwh	rwh
86 <sub>H</sub>	P0_DIR	Reset: 00 <sub>H</sub>	Bit Field	(	)	P5	P4	P3	P2	P1	P0
	P0 Direction Register		Туре		•	rw	rw	rw	rw	rw	rw
90 <sub>H</sub>	P1_DATA	Reset: 00 <sub>H</sub>	Bit Field			(	)			P1	P0
	P1 Data Register		Туре			rv	vh			rwh	rwh
91 <sub>H</sub>	P1_DIR	Reset: 00 <sub>H</sub>	Bit Field			(	)			P1	P0
	P1 Direction Register		Туре			r	W			rw	rw
A0 <sub>H</sub>	P2_DATA	Reset: 00 <sub>H</sub>	Bit Field	P7	P7 0 P2					P1	P0
	P2 Data Register		Туре	rwh rwh rwh						rwh	rwh
A1 <sub>H</sub>	P2_DIR	Reset: 00 <sub>H</sub>	Bit Field	P7		(	)		P2	P1	P0
	P2 Direction Register		Туре	rw					rw	rw	
B0 <sub>H</sub>	P3_DATA	Reset: 00 <sub>H</sub>	Bit Field			(	)			P1	P0
	P3 Data Register		Туре			rv	vh			rwh	rwh
B1 <sub>H</sub>	P3_DIR	Reset: 00 <sub>H</sub>	Bit Field			(	)			P1	P0
	P3 Direction Register		Туре			r	W			rw	rw
RMAP =	0, Page 1										
80 <sub>H</sub>	P0_PUDSEL	Reset: FF <sub>H</sub>	Bit Field	,		P5	P4	P3	P2	P1	P0
	P0 Pull-Up/Pull-Down Sel	ect Register	Туре	I	•	rw	rw	rw	rw	rw	rw
86 <sub>H</sub>		Reset: C4 <sub>H</sub>	Bit Field	1		P5	P4	P3	P2	P1	P0
	P0 Pull-Up/Pull-Down En	able Register	Туре	I	•	rw	rw	rw	rw	rw	rw
90 <sub>H</sub>	P1_PUDSEL	Reset: FF <sub>H</sub>	Bit Field	1				P1	P0		
	P1 Pull-Up/Pull-Down Sel	ect Register	Туре	rw					rw	rw	
91 <sub>H</sub>	P1_PUDEN	Reset: FF <sub>H</sub>	Bit Field			•	1			P1	P0
	P1 Pull-Up/Pull-Down En	able Register	Туре			r	W			rw	rw



Table 7 Port Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
A0 <sub>H</sub>	P2_PUDSEL Reset: FF <sub>H</sub>	Bit Field	P7			1		P2	P1	P0
	P2 Pull-Up/Pull-Down Select Register	Туре	rw	rw rw					rw	rw
A1 <sub>H</sub>	P2_PUDEN Reset: 00 <sub>H</sub>	Bit Field	P7		0 P2				P1	P0
	P2 Pull-Up/Pull-Down Enable Register	Туре	rw		r	w		rw	rw	rw
B0 <sub>H</sub>	P3_PUDSEL Reset: BF <sub>H</sub>	Bit Field	1	0			1		P1	P0
	P3 Pull-Up/Pull-Down Select Register	Туре	rw	rw		r	w		rw	rw
B1 <sub>H</sub>	P3_PUDEN Reset: 40 <sub>H</sub>	Bit Field	0	1			0		P1	P0
	P3 Pull-Up/Pull-Down Enable Register	Туре	rw	rw		r	W		rw	rw
	0, Page 2									
80 <sub>H</sub>	P0_ALTSEL0 Reset: 00 <sub>H</sub>	Bit Field		)	P5	P4	P3	P2	P1	P0
	P0 Alternate Select 0 Register	Туре		r	rw	rw	rw	rw	rw	rw
86 <sub>H</sub>	P0_ALTSEL1 Reset: 00 <sub>H</sub>	Bit Field		)	P5	P4	P3	P2	P1	P0
	P0 Alternate Select 1 Register	Туре		r	rw	rw	rw	rw	rw	rw
90 <sub>H</sub>	P1_ALTSEL0 Reset: 00 <sub>H</sub>	Bit Field		0				P1	P0	
	P1 Alternate Select 0 Register	Туре			r	w			rw	rw
91 <sub>H</sub>	P1_ALTSEL1 Reset: 00 <sub>H</sub>	Bit Field			(	0			P1	P0
	P1 Alternate Select 1 Register	Туре			r	w			rw	rw
B0 <sub>H</sub>	P3_ALTSEL0 Reset: 00 <sub>H</sub>	Bit Field			(	0			P1	P0
	P3 Alternate Select 0 Register	Туре			r	w			rw	rw
B1 <sub>H</sub>	P3_ALTSEL1 Reset: 00 <sub>H</sub>	Bit Field			(	)			P1	P0
	P3 Alternate Select 1 Register	Туре			r	w			rw	rw
	0, Page 3									
80 <sub>H</sub>	P0_OD Reset: 00 <sub>H</sub>	Bit Field		)	P5	P4	P3	P2	P1	P0
	P0 Open Drain Control Register	Туре		r	rw	rw	rw	rw	rw	rw
90 <sub>H</sub>	P1_OD Reset: 00 <sub>H</sub>	Bit Field	0						P1	P0
	P1 Open Drain Control Register	Туре	rw						rw	rw
B0 <sub>H</sub>	P3_OD Reset: 00 <sub>H</sub>	Bit Field	0						P1	P0
	P3 Open Drain Control Register	Туре			r	w			rw	rw

The ADC SFRs can be accessed in the standard memory area (RMAP = 0).

Table 8 ADC Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
RMAP =	0			•				•			
D1 <sub>H</sub>	ADC_PAGE	Reset: 00 <sub>H</sub>	Bit Field	OP		STNR		0		PAGE	
	Page Register for ADC		Туре	١	N	\	N	r		rwh	
RMAP =	0, Page 0		-								
CA <sub>H</sub>				ANON	DW	C.	TC		(	0	
	Global Control Register		Туре	rw	rw	r	W			r	
CB <sub>H</sub>	ADC_GLOBSTR Global Status Register	Reset: 00 <sub>H</sub>	Bit Field	(	0		CHNR		0	SAM PLE	BUSY
			Туре		r		rh		r	rh	rh
CCH	ADC_PRAR	Reset: 00 <sub>H</sub>	Bit Field	ASEN1	ASEN0	0	ARBM	CSM1	PRIO1	CSM0	PRIO0
	Priority and Arbitration R	egister	Туре	rw	rw	r	rw	rw	rw	rw	rw
CD <sub>H</sub>	ADC_LCBR	Reset: B7 <sub>H</sub>	Bit Field	BOUND1 BOUND0							
	Limit Check Boundary Ro	egister	Туре	rw				r	W		
CE <sub>H</sub>	ADC_INPCR0	Reset: 00 <sub>H</sub>	eset: 00 <sub>H</sub> Bit Field STC			ГС					
	Input Class Register 0		Туре	rw							



# Table 8 ADC Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
CF <sub>H</sub>	ADC_ETRCR Reset: 0 External Trigger Control Register	DO <sub>H</sub> Bit Field	SYNEN 1	SYNEN 0		ETRSEL	1		ETRSEL	Ö
		Туре	rw	rw		rw			rw	
	0, Page 1									
CA <sub>H</sub>	ADC_CHCTR0 Reset:	00 <sub>H</sub> Bit Field	0		LCC		(	0	RESI	RSEL
	Channel Control Register 0	Туре	r		rw			r	1	W
CB <sub>H</sub>	ADC_CHCTR1 Reset:		0		LCC		(	0	RESI	RSEL
	Channel Control Register 1	Туре	r		rw			r		W
CCH	ADC_CHCTR2 Reset: 0 Channel Control Register 2	·· +	0		LCC		(	0	RESI	RSEL
		Туре	r		rw			r		W
D3 <sub>H</sub>	ADC_CHCTR7 Reset: 0 Channel Control Register 7	··	0		LCC			0	1	RSEL
D1115		Туре	r		rw			r	n	W
	0, Page 2	D:( E: 1.1	DEGLI	L T[4 0]		T \/=	DD0	1	OLIND	
CA <sub>H</sub>	ADC_RESR0L Reset: ( Result Register 0 Low	··· +		LT[1:0]	0	VF	DRC		CHNR	
0.0		Type	r	h	r	rh	rh		rh	
CB <sub>H</sub>	ADC_RESR0H Reset: ( Result Register 0 High						LT[9:2]			
<u></u>		Type	DECL	I T[1.01	_		h		CHNR	
CCH	ADC_RESR1L Reset: ( Result Register 1 Low			LT[1:0]	0	VF	DRC		-	
CD	•	Type  Oo <sub>H</sub> Bit Field	r	h	r	rh	rh		rh	
CD <sub>H</sub>	ADC_RESR1H Reset: ( Result Register 1 High						LT[9:2]			
CE		Type  Oo <sub>H</sub> Bit Field	DECH	LT[1:0]		VF	h DRC		CHNR	
CE <sub>H</sub>	ADC_RESR2L Reset: ( Result Register 2 Low			h	0 r	rh	rh		rh	
CF <sub>H</sub>	ADC RESR2H Reset: (	Type  Oo <sub>H</sub> Bit Field	1	11					111	
Сі Н	Result Register 2 High	Туре	RESULT[9:2]							
D2 <sub>H</sub>	ADC_RESR3L Reset: (		RESII	LT[1:0]	0	VF	DRC		CHNR	
DZH	Result Register 3 Low	Туре		h	r	rh	rh		rh	
D3 <sub>H</sub>	ADC RESR3H Reset: (			··	'		LT[9:2]			
БОН	Result Register 3 High	Туре					h			
RMAP =	0, Page 3	1.760				·	••			
CA <sub>H</sub>	ADC_RESRA0L Reset: (	00 <sub>H</sub> Bit Field	RI	ESULT[2	:01	VF	DRC		CHNR	
11	Result Register 0, View A Low	Туре		rh		rh	rh		rh	
CB <sub>H</sub>	ADC_RESRA0H Reset:						.T[10:3]	l		
	Result Register 0, View A High	Туре					h			
CCH	ADC_RESRA1L Reset:		RI	ESULT[2	:0]	VF	DRC		CHNR	
	Result Register 1, View A Low	Туре		rh		rh	rh		rh	
CD <sub>H</sub>	ADC_RESRA1H Reset:						LT[10:3]			
	Result Register 1, View A High	Туре				r	h			
CE <sub>H</sub>	ADC_RESRA2L Reset:		RI	ESULT[2	:0]	VF	DRC		CHNR	
	Result Register 2, View A Low	Туре		rh		rh	rh		rh	
CF <sub>H</sub>	ADC_RESRA2H Reset:	00 <sub>H</sub> Bit Field				RESUL	T[10:3]			
	Result Register 2, View A High	Туре				r	h			
D2 <sub>H</sub>	ADC_RESRA3L Reset:	00 <sub>H</sub> Bit Field	RI	ESULT[2	:0]	VF	DRC		CHNR	
	Result Register 3, View A Low	Туре		rh		rh	rh		rh	
D3 <sub>H</sub>	ADC_RESRA3H Reset:	00 <sub>H</sub> Bit Field				RESUL	T[10:3]			
	Result Register 3, View A High	Туре				r	h			
RMAP =	0, Page 4									
CA <sub>H</sub>	ADC_RCR0 Reset: 0	DO <sub>H</sub> Bit Field	VFCTR	WFR	0	IEN		0		DRCT R
		Туре	rw	rw	r	rw		r		rw



 Table 8
 ADC Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
CB <sub>H</sub>	ADC_RCR1 Reset: 00 <sub>H</sub> Result Control Register 1	Bit Field	VFCTR	WFR	0	IEN		0		DRCT R
		Туре	rw	rw	r	rw		r		rw
CCH	ADC_RCR2 Reset: 00 <sub>H</sub> Result Control Register 2	Bit Field	VFCTR	WFR	0	IEN		0		DRCT R
		Туре	rw	rw	r	rw		r		rw
CD <sub>H</sub>	ADC_RCR3 Reset: 00 <sub>H</sub> Result Control Register 3	Bit Field	VFCTR	WFR	0	IEN		0		DRCT R
		Туре	rw	rw	r	rw		r		rw
CEH	ADC_VFCR Reset: 00 <sub>H</sub> Valid Flag Clear Register	Bit Field			0		VFC3	VFC2	VFC1	VFC0
		Туре			r		W	W	W	W
	0, Page 5	T==	I			_		I	I=	l a=
CA <sub>H</sub>	ADC_CHINFR Reset: 00 <sub>H</sub> Channel Interrupt Flag Register	Bit Field	CHINF 7			)		CHINF 2	CHINF 1	CHINF 0
		Туре	rh			h		rh	rh	rh
CB <sub>H</sub>	ADC_CHINCR Reset: 00 <sub>H</sub> Channel Interrupt Clear Register	Bit Field	CHINC 7		(	)		CHINC 2	CHINC 1	CHINC 0
		Туре	W			V		W	W	W
CCH	ADC_CHINSR Reset: 00 <sub>H</sub> Channel Interrupt Set Register	Bit Field	CHINS 7		(	)		CHINS 2	CHINS 1	CHINS 0
		Туре	W		V	V		W	W	W
CD <sub>H</sub>	ADC_CHINPR Reset: 00 <sub>H</sub> Channel Interrupt Node Pointer	Bit Field	CHINP 7		(	)		CHINP 2	CHINP 1	CHINP 0
	Register	Туре	rw		r	W		rw	rw	rw
CE <sub>H</sub>	ADC_EVINFR Reset: 00 <sub>H</sub> Event Interrupt Flag Register	Bit Field	EVINF 7	EVINF 6	EVINF 5	EVINF 4	0		EVINF 1	EVINF 0
		Туре	rh	rh	rh	rh		r	rh	rh
CF <sub>H</sub>	ADC_EVINCR Reset: 00 <sub>H</sub> Event Interrupt Clear Flag Register	Bit Field	EVINC 7	EVINC 6	EVINC 5	EVINC 4	0		EVINC 1	EVINC 0
		Туре	W	W	W	W		r	W	W
D2 <sub>H</sub>	ADC_EVINSR Reset: 00 <sub>H</sub> Event Interrupt Set Flag Register	Bit Field	EVINS 7	EVINS 6	EVINS 5	EVINS 4		0	EVINS 1	EVINS 0
		Туре	W	W	W	W		r	W	W
D3 <sub>H</sub>	ADC_EVINPR Reset: 00 <sub>H</sub> Event Interrupt Node Pointer Register	Bit Field	EVINP 7	EVINP 6	EVINP 5	EVINP 4		0	EVINP 1	EVINP 0
		Туре	rw	rw	rw	rw		r	rw	rw
	0, Page 6		1							
CA <sub>H</sub>	ADC_CRCR1 Reset: 00 <sub>H</sub>	Bit Field	CH7		0				0	
	Conversion Request Control Register 1	. , , , ,	rwh		rwh				r	
CB <sub>H</sub>	ADC_CRPR1 Reset: 00 <sub>H</sub> Conversion Reguest Pending	Bit Field	CHP7		0			(	0	
	Register 1	Туре	rwh		rwh		=		r	I ==
CCH	ADC_CRMR1 Reset: 00 <sub>H</sub> Conversion Request Mode Register 1	Bit Field	Rsv	LDEV	CLR PND	SCAN	ENSI	ENTR	0	ENGT
0.0	ADD OND	Туре	r	W	W	rw	rw	rw	r	rw
CD <sub>H</sub>	ADC_QMR0 Reset: 00 <sub>H</sub> Queue Mode Register 0	Bit Field Type	CEV w	TREV	FLUSH w	CLRV w	TRMD rw	ENTR rw	0 r	ENGT rw
CE <sub>H</sub>	ADC_QSR0 Reset: 20 <sub>H</sub>	Bit Field	Rsv	0	EMPTY	EV			0	
1	Queue Status Register 0	Туре	r	r	rh	rh			r	
CF <sub>H</sub>	ADC_Q0R0 Reset: 00 <sub>H</sub>	Bit Field	EXTR	ENSI	RF	V	0	F	REQCHN	R
	Queue 0 Register 0	Туре	rh	rh	rh	rh	r		rh	
D2 <sub>H</sub>	ADC_QBUR0 Reset: 00 <sub>H</sub>	Bit Field	EXTR	ENSI	RF	V	0	F	REQCHNR	
	Queue Backup Register 0	Туре	rh	rh	rh	rh	r		rh	



Table 8 ADC Register Overview (cont'd)

Addr	Register Name		Bit	7	6	5	4	3	2	1	0
D2 <sub>H</sub>	ADC_QINR0	Reset: 00 <sub>H</sub>	Bit Field	EXTR	ENSI	RF	0		REQCHNR		R
	Queue Input Register 0		Туре	W	W	W	-	•		W	

The Timer 2 SFRs can be accessed in the standard memory area (RMAP = 0).

 Table 9
 Timer 2 Register Overview

Addr	Register Name		Bit	7	6	5	4	3	2	1	0	
C0 <sub>H</sub>	T2_T2CON Timer 2 Control Register	Reset: 00 <sub>H</sub>	Bit Field	TF2	EXF2	Ö		EXEN2 TR2		0	CP/ RL2	
			Туре	rwh	rwh		r	rw	rwh	r	rw	
C1 <sub>H</sub>	T2_T2MOD Reset: 00 <sub>H</sub> Timer 2 Mode Register		Bit Field	T2 REGS	T2 RHEN	EDGE SEL	PREN	T2PRE			DCEN	
			Туре	rw	rw	rw	rw		rw		rw	
C2 <sub>H</sub>	T2_RC2L	Bit Field	RC2[7:0]									
	Timer 2 Reload/Capture I	Туре	rwh									
C3 <sub>H</sub>	T2_RC2H	Reset: 00 <sub>H</sub>	Bit Field	RC2[15:8]								
	Timer 2 Reload/Capture Register High		Туре	rwh								
C4 <sub>H</sub>	T2_T2L Reset: 00 <sub>H</sub> Timer 2 Register Low		Bit Field	THL2[7:0]								
			Туре	rwh								
C5 <sub>H</sub>	T2_T2H	Reset: 00 <sub>H</sub>	Bit Field	THL2[15:8]								
	Timer 2 Register High		Туре	rwh								

The CCU6 SFRs can be accessed in the standard memory area (RMAP = 0).

Table 10 CCU6 Register Overview

Addr	Register Name	Bit	7	6	5	4	3	2	1	0			
RMAP =	0				l-		1			ı			
A3 <sub>H</sub>	A3 <sub>H</sub> CCU6_PAGE Reset: 00 <sub>H</sub>		OP		STNR		0		PAGE				
	Page Register for CCU6	Туре	V	V	W		r		rwh				
RMAP =	0, Page 0												
9A <sub>H</sub> CCU6_CC63SRL Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for		Bit Field	CC63SL										
	Channel CC63 Low	Туре				r	w						
9B <sub>H</sub> CCU6_CC63SRH Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for						CC6	S3SH						
	Channel CC63 High	Туре	rw										
9C <sub>H</sub>	CCU6_TCTR4L Reset: 00 <sub>H</sub> Timer Control Register 4 Low	Bit Field	T12 STD	T12 STR	(	)	DTRES	T12 RES	T12RS	T12RR			
		Туре	w	W	1	r	w	W	W	W			
9D <sub>H</sub>	CCU6_TCTR4H Reset: 00 <sub>H</sub> Timer Control Register 4 High	Bit Field	T13 STD	T13 STR	0			T13 RES	T13RS	T13RR			
		Туре	w	W	r			w	W	W			
9E <sub>H</sub>	CCU6_MCMOUTSL Reset: 00 <sub>H</sub> Multi-Channel Mode Output Shadow	Bit Field	STRM CM	0	MCMPS								
	Register Low	Туре	W	r	rw								
9F <sub>H</sub>	CCU6_MCMOUTSH Reset: 00 <sub>H</sub>	Bit Field	STRHP	0	CURHS			EXPHS					
	Multi-Channel Mode Output Shadow Register High	Туре	W	r		rw			rw				



Table 10 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0		
A4 <sub>H</sub>	CCU6_ISRL Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status	Bit Field	RT12P M	RT12O M	RCC62 F	RCC62 R	RCC61 F	RCC61 R	RCC60 F	RCC60 R		
	Reset Register Low	Туре	W	w	W	W	W	W	W	W		
A5 <sub>H</sub>	CCU6_ISRH Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status	Bit Field	RSTR	RIDLE	RWHE	RCHE	0	RTRPF	RT13 PM	RT13 CM		
	Reset Register High	Туре	W	w	W	W	r	W	W	W		
A6 <sub>H</sub>	CCU6_CMPMODIFL Reset: 00 <sub>H</sub> Compare State Modification Register	Bit Field	0 MCC63 0 MCC62 MCC6 S S							MCC60 S		
	Low	Туре	r	W		r		W	W	W		
A7 <sub>H</sub>	CCU6_CMPMODIFH Reset: 00 <sub>H</sub> Compare State Modification Register	Bit Field	0	MCC63 R		0		R	MCC61 R	R		
	High	Туре	r	W		r		W	W	W		
FA <sub>H</sub>	CCU6_CC60SRL Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for Channel CC60 Low	Bit Field					50SL					
ED		Туре					vh					
FB <sub>H</sub>	CCU6_CC60SRH Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for Channel CC60 High	Bit Field				CC6						
	g .	Туре					vh					
FC <sub>H</sub>	CCU6_CC61SRL Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for Channel CC61 Low	Bit Field				CC6						
		Туре					vh					
FD <sub>H</sub>	CCU6_CC61SRH Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for	Bit Field				CC6	1SH					
	Channel CC61 High	Туре					vh					
FE <sub>H</sub>	CCU6_CC62SRL Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for	Bit Field				CC6	32SL					
	Channel CC62 Low	Туре	rwh									
FF <sub>H</sub>	CCU6_CC62SRH Reset: 00 <sub>H</sub> Capture/Compare Shadow Register for	Bit Field	CC62SH									
	Channel CC62 High	Туре	rwh									
	0, Page 1											
9A <sub>H</sub>	CCU6_CC63RL Reset: 00 <sub>H</sub> Capture/Compare Register for Channel					CC6						
	CC63 Low	Туре				r						
9B <sub>H</sub>	CCU6_CC63RH Reset: 00 <sub>H</sub> Capture/Compare Register for Channel CC63 High	Bit Field				CC6						
20	-	Туре				r						
9C <sub>H</sub>	CCU6_T12PRL Reset: 00 <sub>H</sub> Timer T12 Period Register Low	Bit Field				T12						
00	•	Type					vh					
9D <sub>H</sub>	CCU6_T12PRH Reset: 00 <sub>H</sub> Timer T12 Period Register High	Bit Field					PVH					
9E <sub>H</sub>	CCU6_T13PRL Reset: 00 <sub>H</sub>	Type Bit Field					vh PVL					
3-H	Timer T13 Period Register Low	Туре					vh					
9F <sub>H</sub>	CCU6 T13PRH Reset: 00 <sub>H</sub>	Bit Field					PVH					
у н	Timer T13 Period Register High	Туре					vh					
A4 <sub>H</sub>	CCU6_T12DTCL Reset: 00 <sub>H</sub>	Bit Field					ГМ					
	Dead-Time Control Register for Timer T12 Low	Туре					W					
A5 <sub>H</sub>	CCU6_T12DTCH Reset: 00 <sub>H</sub> Dead-Time Control Register for Timer	Bit Field	0	DTR2	DTR1	DTR0	0	DTE2	DTE1	DTE0		
	T12 High	Туре	r	rh	rh	rh	r	rw	rw	rw		



Table 10 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0				
A6 <sub>H</sub>	CCU6_TCTR0L Reset: 00 <sub>H</sub> Timer Control Register 0 Low	Bit Field	СТМ	CDIR	STE12	T12R	T12 PRE		T12CLK					
		Туре	rw	rh	rh	rh	rw		rw					
A7 <sub>H</sub>	CCU6_TCTR0H Reset: 00 <sub>H</sub> Timer Control Register 0 High	Bit Field	0 STE13 T13R T13 PRE						T13CLK					
		Туре		r	rh	rh	rw		rw					
FA <sub>H</sub>	CCU6_CC60RL Reset: 00 <sub>H</sub> Capture/Compare Register for Channel CC60 Low	Bit Field	CC60VL											
ED		Type	rh											
FB <sub>H</sub>	CCU6_CC60RH Reset: 00 <sub>H</sub> Capture/Compare Register for Channel CC60 High													
FC		Type rh Bit Field CC61VL												
FC <sub>H</sub>	CCU6_CC61RL Reset: 00 <sub>H</sub> Capture/Compare Register for Channel CC61 Low	Bit Field												
ED	CCU6_CC61RH Reset: 00 <sub>H</sub>	Type Bit Field					h S1VH							
FD <sub>H</sub>	Capture/Compare Register for Channel CC61 High													
		Type					h							
FE <sub>H</sub>	CCU6_CC62RL Reset: 00 <sub>H</sub> Capture/Compare Register for Channel CC62 Low	Bit Field					62VL							
		Type												
FF <sub>H</sub>	CCU6_CC62RH Reset: 00 <sub>H</sub> Capture/Compare Register for Channel CC62 High	Bit Field												
DMAD	, and the second	Туре				r	h							
	0, Page 2	Dit Einle	MCELG1 MCELGO											
9A <sub>H</sub>	CCU6_T12MSELL Reset: 00 <sub>H</sub> T12 Capture/Compare Mode Select Register Low	Bit Field	MSEL61 MSEL60											
OD		Type	DDVD	r	W				W					
9B <sub>H</sub>	CCU6_T12MSELH Reset: 00 <sub>H</sub> T12 Capture/Compare Mode Select Register High	Bit Field	DBYP HSYNC					MSEL62 rw						
00		Type Bit Field	rw ENT12	ENT12	rw	ENCC	ENCC	ENCC	WENCC	ENCC				
9C <sub>H</sub>	CCU6_IENL Reset: 00 <sub>H</sub> Capture/Compare Interrupt Enable Register Low	Type	PM	OM	62F	62R rw	61F	61R rw	60F	60R				
9D <sub>H</sub>	CCU6_IENH Reset: 00 <sub>H</sub>	Bit Field	ENSTR	EN	EN	EN	0	EN		ENT13				
aDH	Capture/Compare Interrupt Enable Register High			IDLE	WHE	CHE	r	TRPF	PM	CM				
9E <sub>H</sub>	CCU6_INPL Reset: 40 <sub>H</sub>	Type Bit Field	rw	rw CHE	rw	rw CC62		CC61	rw INPO	CC60				
3LH	Capture/Compare Interrupt Node Pointer Register Low	Type		W		W		w		w				
9F <sub>H</sub>	CCU6_INPH Reset: 39 <sub>H</sub>	Bit Field		)		T13		T12		ERR				
от н	Capture/Compare Interrupt Node Pointer Register High	Туре		r		w		w		w				
A4 <sub>H</sub>	CCU6_ISSL Reset: 00 <sub>H</sub>	Bit Field	ST12P	ST120				SCC61						
/ СП	Capture/Compare Interrupt Status Set Register Low	Туре	M	M	F	R	F	R	F	R				
A5 <sub>H</sub>	CCU6_ISSH Reset: 00 <sub>H</sub>	Bit Field	SSTR	SIDLE	SWHE	SCHE		STRPF	ST13	ST13				
. • H	Capture/Compare Interrupt Status Set Register High	Type	W	W	W	W	w	w	PM w	CM w				
A6 <sub>H</sub>	CCU6_PSLR Reset: 00 <sub>H</sub>	Bit Field	PSL63	0	70	**			vv	**				
, 10H	Passive State Level Register	Туре	rwh	r	PSL rwh									
A7 <sub>H</sub>	CCU6_MCMCTR Reset: 00 <sub>H</sub>	Bit Field		' )	SW	SYN	0	 	SWSEL					
, H	Multi-Channel Mode Control Register	Туре		r		W	r							
	ı	. 300		•	'	••	· '	rw						



Table 10 CCU6 Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
FA <sub>H</sub>	CCU6_TCTR2L Reset: 00 <sub>H</sub> Timer Control Register 2 Low	Bit Field	0	T13	TED		T13TEC		T13 SSC	T12 SSC	
		Туре	r	r	w rw		rw	rw r		rw	
FB <sub>H</sub>	CCU6_TCTR2H Reset: 00 <sub>H</sub>	Bit Field		(	)		T13F	RSEL T12RSEL		RSEL	
	Timer Control Register 2 High	Туре		I	r		r	W	r	W	
FC <sub>H</sub>	CCU6_MODCTRL Reset: 00 <sub>H</sub> Modulation Control Register Low	Bit Field	MC MEN	0			T12M	ODEN			
		Туре	rw	r			r	w			
FD <sub>H</sub>	CCU6_MODCTRH Reset: 00 <sub>H</sub> Modulation Control Register High	Bit Field	ECT13 O	0			T13M	ODEN			
		Type	rw	r			r	W			
FE <sub>H</sub>	CCU6_TRPCTRL Reset: 00 <sub>H</sub>	Bit Field			0			TRPM2	TRPM1	TRPM0	
	Trap Control Register Low	Туре			r			rw	rw	rw	
FF <sub>H</sub>	CCU6_TRPCTRH Reset: 00 <sub>H</sub> Trap Control Register High	Bit Field	TRPPE N	TRPEN 13			TRI	PEN			
		Type	rw	rw			r	W			
	0, Page 3										
9A <sub>H</sub>	CCU6_MCMOUTL Reset: 00 <sub>H</sub> Multi-Channel Mode Output Register	Bit Field	0	R			MC	MP			
	Low	Туре	r	rh							
9B <sub>H</sub>	CCU6_MCMOUTH Reset: 00 <sub>H</sub> Multi-Channel Mode Output Register	Bit Field	0 CURH					EXPH			
	High	Туре		<u> </u>		rh			rh		
9C <sub>H</sub>	CCU6_ISL Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status	Bit Field			ICC62F	R	ICC61F	R	ICC60F	ICC60 R	
	Register Low	Туре	rh	rh	rh	rh	rh	rh	rh	rh	
9D <sub>H</sub>	CCU6_ISH Reset: 00 <sub>H</sub> Capture/Compare Interrupt Status	Bit Field	STR	IDLE	WHE	CHE	TRPS	TRPF	T13PM	T13CM	
	Register High	Туре	rh	rh	rh	rh	rh	rh	rh	rh	
9E <sub>H</sub>	CCU6_PISELOL Reset: 00 <sub>H</sub>	Bit Field	IST	RP			ISC	CC61 ISCC60		C60	
	Port Input Select Register 0 Low	Туре	<u> </u>	N	rw			rw		rw	
9F <sub>H</sub>	CCU6_PISEL0H Reset: 00 <sub>H</sub> Port Input Select Register 0 High	Bit Field	IST12HR ISPOS2		OS2	S2 ISPOS1		ISPOS0			
		Туре	r	N	L	W	rw rw				
A4 <sub>H</sub>	CCU6_PISEL2 Reset: 00 <sub>H</sub> Port Input Select Register 2	Bit Field				)				3HR	
	· ·	Туре				r = 10	0) //		r	W	
FA <sub>H</sub>	CCU6_T12L Reset: 00 <sub>H</sub> Timer T12 Counter Register Low	Bit Field					CVL				
ED	· ·	Туре	rwh T12CVH								
FB <sub>H</sub>	CCU6_T12H Reset: 00 <sub>H</sub> Timer T12 Counter Register High	Bit Field									
F0	9 9	Type					vh				
FC <sub>H</sub>	CCU6_T13L Reset: 00 <sub>H</sub> Timer T13 Counter Register Low	Bit Field					CVL				
ED		Type Bit Field					vh				
FD <sub>H</sub>	CCU6_T13H Reset: 00 <sub>H</sub> Timer T13 Counter Register High						CVH				
CC	CCU6_CMPSTATL Reset: 00 <sub>H</sub>	Type Bit Field	0	CC63	ССРО	CCPO	vh CCPO	CC62	CC61	CC60	
FE <sub>H</sub>	Compare State Register Low			ST	S2	S1	S0	ST	ST	ST	
	COUC CMPCTATU Desert 00	Type	r	rh	rh	rh	rh	rh	rh	rh	
FF <sub>H</sub>	CCU6_CMPSTATH Reset: 00 <sub>H</sub> Compare State Register High	Bit Field	T13IM	COUT 63PS	COUT 62PS	CC62 PS	61PS	CC61 PS	COUT 60PS	CC60 PS	
		Type	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh	



The SSC SFRs can be accessed in the standard memory area (RMAP = 0).

Table 11 SSC Register Overview

Addr	Register Name		Bit	7	6	5	4	3	2	1	0	
RMAP =	0		I.		I				I	I		
A9 <sub>H</sub>	SSC_PISEL			0					CIS	SIS	MIS	
	Port Input Select Registe	er	Туре			r		rw r			rw	
AA <sub>H</sub>	SSC_CONL	Reset: 00 <sub>H</sub>	Bit Field	LB	PO	PH	HB		В	M		
	Control Register Low Programming Mode		Туре	rw	rw	rw	rw		r	W		
$AA_H$	SSC_CONL	Reset: 00 <sub>H</sub>	Bit Field		(	0			В	C		
	Control Register Low Operating Mode		Туре			r			r	h		
AB <sub>H</sub>	SSC_CONH Control Register High	Reset: 00 <sub>H</sub>	Bit Field	EN	MS	0	AREN	BEN	PEN	REN	TEN	
	Programming Mode		Туре	rw	rw	r	rw	rw	rw	rw	rw	
AB <sub>H</sub>	SSC_CONH	Reset: 00 <sub>H</sub>	Bit Field	EN	MS	0	BSY	BE	PE	RE	TE	
	Control Register High Operating Mode		Туре	rw	rw	r	rh	rwh	rwh	rwh	rwh	
AC <sub>H</sub>	SSC_TBL	Reset: 00 <sub>H</sub>	Bit Field	TB_VALUE								
	Transmitter Buffer Regis	ster Low	Туре	rw								
$AD_H$	SSC_RBL	Reset: 00 <sub>H</sub>	Bit Field	RB_VALUE								
	Receiver Buffer Register Low		Туре	rh								
AE <sub>H</sub>	SSC_BRL Reset: 00 <sub>H</sub> Baudrate Timer Reload Register Low		Bit Field				BR_VAL	UE[7:0]				
			Туре	rw								
AF <sub>H</sub>	SSC_BRH	Reset: 00 <sub>H</sub>	Bit Field				BR_VAL	UE[15:8]	]			
	Baudrate Timer Reload	Register High	Туре				r\	N				

The OCDS SFRs can be accessed in the mapped memory area (RMAP = 1). Certain bits (marked with asterisk) are writable by Monitor program only, in Monitor Mode. In general, user code shall not access these SFRs.

Table 12 OCDS Register Summary

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
RMAP =	1	1	1		ı				I	
E9 <sub>H</sub>	MMCR2 Reset: 1010 000X <sub>B</sub> Monitor Mode Control 2 Register	Bit Field	STMO DE	EXBC	DSUSP	MBCO N	0	MMEP	MMOD E	JENA
		Туре	r	rw	rw	rwh	rw	rwh	rh	rh
EB <sub>H</sub>	MMWR1 Reset: 00 <sub>H</sub> Monitor Work Register 1	Bit Field				MM	WR1			
		Туре				r	W			
EC <sub>H</sub>	MMWR2 Reset: 00 <sub>H</sub> Monitor Work Register 2	Bit Field	MMWR2							
		Туре				r	W			
F1 <sub>H</sub>	MMCR Reset: 00 <sub>H</sub> Monitor Mode Control Register	Bit Field	MEXIT _P	MEXIT	0	MSTEP	MRAM S_P	MRAM S	TRF	RRF
		Туре	W	rwh	r	rw	W	rwh	rh	rh
F2 <sub>H</sub>	MMSR Reset: 00 <sub>H</sub> Monitor Mode Status Register	Bit Field	MBCA M	MBCIN	EXBF	SWBF	HWB3 F	HWB2 F	HWB1 F	HWB0 F
		Туре	rw	rwh	rwh	rwh	rwh	rwh	rwh	rwh
F3 <sub>H</sub>	MMBPCR Reset: 00 <sub>H</sub> BreakPoints Control Register	Bit Field	SWBC HWB3C HWB2C HWB1 HWB0C		B0C					
		Туре	rw	r	W	r	W	rw	ņ	N



# Table 12 OCDS Register Summary (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
F4 <sub>H</sub>	MMICR Reset: 00 <sub>H</sub> Monitor Mode Interrupt Control Register	Bit Field	DVECT	DRETR	COMR ST	MSTSE L	MMUIE _P	MMUIE	RRIE_ P	RRIE
		Туре	rwh	rwh	rwh	rh	W	rw	W	rw
F5 <sub>H</sub>	MMDR Reset: 00 <sub>H</sub> Bit Field Monitor Mode Data Transfer Register		MMRR							
	Receive	Туре	rh							
F6 <sub>H</sub>	HWBPSR Reset: 00 <sub>H</sub> Hardware Breakpoints Select Register	Bit Field	Field 0 BPSEL BPSEL _P							
		Туре		r		W		r	W	
F7 <sub>H</sub>	HWBPDR Reset: 00 <sub>H</sub> Hardware Breakpoints Data Register	Bit Field	HWBPxx							
		Туре				n	W			



## 3.3 Flash Memory

The Flash memory provides an embedded user-programmable non-volatile memory, allowing fast and reliable storage of user code and data. It is operated from a single 2.5 V supply from the Embedded Voltage Regulator (EVR) and does not require additional programming or erasing voltage. The sectorization of the Flash memory allows each sector to be erased independently.

#### Features:

- In-System Programming (ISP) via UART
- In-Application Programming (IAP)
- Error Correction Code (ECC) for dynamic correction of single-bit errors
- Background program and erase operations for CPU load minimization
- Support for aborting erase operation
- 32-byte minimum program width<sup>1)</sup>
- · 1-sector minimum erase width
- 1-byte read access
- Operating supply voltage: 2.5 V ± 7.5 %
- Read access time:  $3 \times t_{CCLK} = 112.5 \text{ ns}^{2)}$
- Program time: 209440 /  $f_{SYS}$  = 2.6 ms<sup>3)</sup>
- Erase time:  $8175360 / f_{SYS} = 102 \text{ ms}^{3)}$

**Table 13** shows the Flash data retention and endurance targets.

Table 13 Flash Data Retention and Endurance (Operating Conditions apply)

Retention	Endurance <sup>1)</sup>	Size
20 years	1,000 cycles	up to 4 Kbytes
5 years	10,000 cycles	1 Kbyte
2 years	70,000 cycles	512 bytes
2 years	100,000 cycles	128 bytes

One cycle refers to the programming of all wordlines in a sector and erasing of sector. The Flash endurance data specified in **Table 13** is valid only if the following conditions are fulfilled:

<sup>-</sup> the maximum number of erase cycles per Flash sector must not exceed 100,000 cycles.

<sup>-</sup> the maximum number of erase cycles per Flash bank must not exceed 300,000 cycles.

<sup>-</sup> the maximum number of program cycles per Flash bank must not exceed 2,500,000 cycles.

<sup>1) 32-</sup>byte wordline can be programmed twice, i.e., two gate disturbs allowed.

<sup>&</sup>lt;sup>2)</sup> Values shown here are typical values.  $f_{sys}$  = 80 MHz ± 7.5% ( $f_{CCLK}$  = 26.7 MHz ± 7.5 %) is the maximum frequency range for Flash read access.

<sup>&</sup>lt;sup>3)</sup> Values shown here are typical values.  $f_{sys} = 80 \text{ MHz} \pm 7.5\%$  is the only frequency range for Flash programming and erasing.  $f_{sysmin}$  is used for obtaining the worst case timing.



#### 3.3.1 Flash Bank Sectorization

The XC864 has 4 Kbytes of embedded Flash memory. The Flash bank sectorization is shown in **Figure 10**.

Sector 9: 128-byte
Sector 8: 128-byte
Sector 7: 128-byte
Sector 6: 128-byte
Sector 5: 256-byte
Sector 4: 256-byte
Sector 3: 512-byte
Sector 2: 512-byte
Sector 1: 1-Kbyte
Sector 0: 1-Kbyte
4-Kbyte Flash

Figure 10 Flash Bank Sectorization

The minimum erase width is always a complete sector, and sectors can be erased separately or in parallel. Contrary to standard EPROMs, erased Flash memory cells contain 0s.

Flash memory can be used for code and data storage. The Flash bank is divided into several physical sectors for extended erasing and reprogramming capability; even numbers for each sector size are provided to allow greater flexibility and the ability to adapt to a wide range of application requirements.

It must be noted that the Flash is double mapped to two address range in the code space:  $0000_H - 0FFF_H$  and  $A000_H - AFFF_H$ . Accessing  $0000_H$  or  $A000_H$  is physically accessing the same Flash location, and likewise for corresponding addresses within each range.



### 3.3.2 Flash Programming Without Erase

The same WL can be programmed twice before erasing is required as the Flash cells are able to withstand two gate disturbs. This means if the number of data bytes that needs to be written is smaller than the 32-byte minimum programming width, the user can opt to program this number of data bytes (x; where x can be any integer from 1 to 31) first and program the remaining bytes (32 - x) later. Hence, it is possible to program the same WL, for example, with 16 bytes of data in two times (see **Figure 11**).




Figure 11 Flash Programming Without Erase

Note: When programming a WL the second time, the previously programmed Flash memory cells (whether 0s or 1s) should be reprogrammed with 0s to retain its original contents and to prevent "over-programming".



### 3.3.3 In-Application Programming

In some applications, the Flash contents may need to be modified during program execution. In-Application Programming (IAP) is supported so that users can program or erase the Flash memory from their Flash user program by calling some special subroutines. The Flash subroutines will first perform some checks and an initialization sequence before starting the program or erase operation. A manual check on the Flash data is necessary to determine if the programming or erasing was successful via using the 'MOVC' instruction to read out the Flash contents. Other special subroutines include aborting the Flash erase operation and checking the Flash bank ready-to-read status.

## 3.3.3.1 Flash Programming

Each call of the Flash program subroutine allows the programming of 32 bytes of data into the selected wordline (WL) of the Flash bank. Before calling the Flash program subroutine, the user must ensure that required inputs (Table 14 and Table 15) are provided.

### Flash Program Subroutine Type 1

If valid inputs have been set up, calling the subroutine begins flash programming. The subroutine exits and returns to the user code, while the target Flash bank is still in program mode, and is not accessible by user code.

The user code continues execution until the Flash NMI event is generated; bit FNMIFLASH in register NMISR is set, and if enabled via NMIFLASH, an NMI to the CPU is triggered to enter the Flash NMI service routine. At this point, the Flash bank is in ready-to-read mode.

Table 14 Flash Program Subroutin Type 1

Subroutine	DFF6 <sub>H</sub> : FSM_PROG
Input	DPTR (DPH, DPL <sup>1)</sup> ): Flash WL address
	R0 of Register Bank 3 (IRAM address 18 <sub>H</sub> ): IRAM start address for 32-byte Flash data
	32-byte Flash data
	Flash NMI (NMICON.NMIFLASH) is enabled (1) or disabled (0)
Output	PSW.CY: 0 = Flash programming is in progress 1 = Flash programming is not started Flag FNMIFLASH will be set when Flash programming has successfully completed.
	DPTR is incremented by 20 <sub>H</sub> <sup>2)</sup>



**Table 14** Flash Program Subroutin Type 1 (cont'd)

Stack size required	12
Resource used/	ACC, B, SCU_PAGE
destroyed	R0 – R7 of Register Bank 3 (IRAM address 18 <sub>H</sub> – 1F <sub>H</sub> ) (8 bytes) IRAM address 36 <sub>H</sub> – 3D <sub>H</sub> (8 bytes)

The last 5 LSB of the DPL is 0 for an aligned WL address, for e.g.  $00_{H}$ ,  $20_{H}$ ,  $40_{H}$ ,  $60_{H}$ ,  $80_{H}$ ,  $A0_{H}$ ,  $C0_{H}$  and  $E0_{H}$ ..

## Flash Program Subroutine Type 2

This routine will wait until Flash programming is completed before the user code can continue its execution. Therefore, background programming is not supported. This type of routine can be used to program the Flash bank where the user code is in execution. The Flash cannot be in both program mode and read mode at the same time. It can also be used for programming the Flash bank where the interrupt vectors are defined as interrupts cannot be handled when the Flash is in program mode.

Note: For the Flash programming of XC864 device, Flash Program Subroutine Type 2 is allowed. The users can also use Flash Program Subroutine Type 1 if it is called from XRAM.

Table 15Flash Program Subroutine Type 2

Subroutine	DFDB <sub>H</sub> : FSM_PROG_NO_BG
Input	DPTR (DPH, DPL <sup>1)</sup> ): Flash WL address
	R0 of Register Bank 3 (IRAM address 18 <sub>H</sub> ): IRAM start address for 32-byte Flash data
	32-byte Flash data
	All interrupts including NMI must be disabled (0) Set SFR NMISR = 00 <sub>H</sub>
Output	PSW.CY: 0 = Flash programming is successful 1 = Flash programming is not successful due to: Flash Protection Mode 1 is enabled, or NMI has occurred Flag FNMIFLASH is cleared by this routine before return to user code.
·	DPTR is incremented by 20 <sub>H</sub> <sup>2)</sup>
Stack size required	15

<sup>2)</sup> DPTR is only incremented by 20<sub>H</sub> when PSW.CY is 0.



**Table 15** Flash Program Subroutine Type 2 (cont'd)

Resource used/	ACC, B, SCU_PAGE
	R0 – R7 of Register Bank 3 (IRAM address 18 <sub>H</sub> – 1F <sub>H</sub> ) (8 bytes) IRAM address 36 <sub>H</sub> – 3D <sub>H</sub> (8 bytes)

<sup>1)</sup> The last 5 LSB of the DPL is 0 for an aligned WL address, for e.g.  $00_{H}$ ,  $20_{H}$ ,  $40_{H}$ ,  $60_{H}$ ,  $80_{H}$ ,  $40_{H}$ ,  $40_{H$ 

## 3.3.3.2 Flash Erasing

Each call of the Flash erase subroutine allows the user to select one sector or a combination of several sectors for erase. Before calling the Flash erase subroutine, the user must ensure that required inputs (**Table 16** and **Table 17**) are provided. Also, protected Flash banks should not be targeted for erase.

### Flash Erase Subroutine Type 1

If valid inputs have been set up, calling the subroutine begins flash erasing. The subroutine exits and returns to the user code, while the target Flash bank is still in erase mode, and is not accessible by user code.

Table 16 Flash Erase Subroutine Type 1

Subroutine	DFF9 <sub>H</sub> : FLASH_ERASE
Input <sup>1)</sup>	R3 of Register Bank 3 (IRAM address 1B <sub>H</sub> ): Select sector(s) to be erased. LSB represents sector 0, MSB represents sector 7.
	R4 of Register Bank 3 (IRAM address 1C <sub>H</sub> ): Select sector(s) to be erased. LSB represents sector 8, bit 1 represents sector 9.
	Flash NMI (NMICON.NMIFLASH) is enabled (1) or disabled (0)
	MISC_CON.DFLASHEN <sup>2)</sup> bit = 1
Output	PSW.CY: 0 = Flash erasing is in progress 1 = Flash erasing is not started Flag FNMIFLASH will be set when Flash erasing has successfully completed.
Stack size required	10
Resource used/	ACC, B, SCU_PAGE
destroyed	R0 – R7 of Register Bank 3 (IRAM address 18 <sub>H</sub> – 1F <sub>H</sub> ) (8 bytes)
	IRAM address 36 <sub>H</sub> – 3D <sub>H</sub> (8 bytes)

Data Sheet 41 V 1.1, 2009-03

<sup>&</sup>lt;sup>2)</sup> DPTR is only incremented by 20<sub>H</sub> when PSW.CY is 0.



- 1) The inputs should be set as 0 if the sector(s) of the bank(s) is/are not to be selected for erasing.
- 2) When Flash Protection Mode 0 is enabled, in order to erase Flash bank, DFLASHEN bit needs to be set.

### Flash Erase Subroutine Type 2

This routine will wait until Flash erasing is completed before the user code can continue its execution. Therefore, background erasing is not supported. This type of routine can be used to erase the Flash bank where the user code is in execution. The Flash cannot be in both erase mode and read mode at the same time. It can also be used for erasing the Flash bank where the interrupt vectors are defined as interrupts cannot be handled when the Flash is in erase mode.

This routine will be aborted if the FNMIVDDP, FNMIVDD or FNMIPLL flag is set while they are being polled for error by the routine.

Note: For the Flash erasing of XC864 device, Flash Erase Subroutine Type 2 is allowed. The users can also use Flash Erase Subroutine Type 1 if it is called from XRAM.

Table 17 Flash Erase Subroutine Type 2

Subroutine	DFDE <sub>H</sub> : FLASH_ERASE_NO_BG
Input <sup>1)</sup>	R3 of Register Bank 3 (IRAM address 1B <sub>H</sub> ): Select sector(s) to be erased for the Flash bank. LSB represents sector 0, MSB represents sector 7.
	R4 of Register Bank 3 (IRAM address 1C <sub>H</sub> ): Select sector(s) to be erased for the Flash bank. LSB represents sector 8, bit 1 represents sector 9.
	All interrupts including NMI must be disabled (0) SET SFR NMISR = 00 <sub>H</sub> .
	MISC_CON.DFLASHEN <sup>2)</sup> bit = 1
Output	PSW.CY:  0 = Flash erasing is successful  1 = Flash erasing is not successful due to:  MISC_CON.DFLASHEN bit is not set when Flash Protection  Mode 0 is enabled, or Flash Protection Mode 1 is enabled, or  NMI has occurred <sup>3)</sup> Flag FNMIFLASH will be set when Flash erasing has  successfully completed.
Stack size required	13



## Table 17 Flash Erase Subroutine (cont'd)Type 2

	ACC, B, SCU_PAGE
destroyed	R0 – R7 of Register Bank 3 (IRAM address 18 <sub>H</sub> – 1F <sub>H</sub> ) (8 bytes)
	IRAM address 36 <sub>H</sub> – 3D <sub>H</sub> (8 bytes)

<sup>1)</sup> The inputs should be set as 0 if the sector(s) of the bank(s) is/are not to be selected for erasing.

Data Sheet 43 V 1.1, 2009-03

<sup>&</sup>lt;sup>2)</sup> When Flash Protection Mode 0 is enabled, in order to erase Flash bank, DFLASHEN bit needs to be set.If DFLASHEN is not set, PSW.CY will be set to 1.

<sup>3)</sup> NMISR is checked for critical NMI events, namely NMIVDDP, NMIVDD, and NMIPLL.



## 3.4 Interrupt System

The XC800 Core supports one non-maskable interrupt (NMI) and 14 maskable interrupt nodes. In addition to the standard interrupt functions supported by the core, e.g., configurable interrupt priority and interrupt masking, the interrupt system provides extended interrupt support capabilities such as mapping interrupt events to interrupt nodes to increase the number of interrupt sources supported, and additional status registers for detecting and determining the interrupt source.

## 3.4.1 Interrupt Source

Figure 12 to Figure 16 give a general overview of the interrupt sources and illustrates the request and control flags.




Figure 12 Non-Maskable Interrupt Request Sources






Figure 13 Interrupt Request Sources (Part 1)






Figure 14 Interrupt Request Sources (Part 2)






Figure 15 Interrupt Request Sources (Part 3)






Figure 16 Interrupt Request Sources (Part 4)



## 3.4.2 Interrupt Source and Vector

Each interrupt source has an associated interrupt vector address. This vector is accessed to service the corresponding interrupt source request. The interrupt service of each interrupt source can be individually enabled or disabled via an enable bit. The assignment of the XC864 interrupt sources to the interrupt vector addresses and the corresponding interrupt source enable bits are summarized in **Table 18**.

**Table 18** Interrupt Vector Addresses

Interrupt Source	Vector Address	Assignment for XC864	Enable Bit	SFR
NMI	0073 <sub>H</sub>	Watchdog Timer NMI	NMIWDT	NMICON
		PLL NMI	NMIPLL	
		Flash NMI	NMIFLASH	
		VDDC Prewarning NMI	NMIVDD	
		VDDP Prewarning NMI	NMIVDDP	
		Flash ECC NMI	NMIECC	
XINTR0	0003 <sub>H</sub>	External Interrupt 0	EX0	IEN0
XINTR1	000B <sub>H</sub>	Timer 0	ET0	
XINTR2	0013 <sub>H</sub>	External Interrupt 1	EX1	
XINTR3	001B <sub>H</sub>	Timer 1	ET1	
XINTR4	0023 <sub>H</sub>	UART	ES	
XINTR5	002B <sub>H</sub>	T2	ET2	
		Fractional Divider (Normal Divider Overflow)		
		LIN		
XINTR6	0033 <sub>H</sub>	ADC	EADC	IEN1
XINTR7	003B <sub>H</sub>	SSC	ESSC	
XINTR8	0043 <sub>H</sub>	External Interrupt 2	EX2	
XINTR9	004B <sub>H</sub>	External Interrupt 3	EXM	
XINTR10	0053 <sub>H</sub>	CCU6 INP0	ECCIP0	
XINTR11	005B <sub>H</sub>	CCU6 INP1	ECCIP1	
XINTR12	0063 <sub>H</sub>	CCU6 INP2	ECCIP2	
XINTR13	006B <sub>H</sub>	CCU6 INP3	ECCIP3	



## 3.4.3 Interrupt Priority

Each interrupt source, except for NMI, can be individually programmed to one of the four possible priority levels. The NMI has the highest priority and supersedes all other interrupts. Two pairs of interrupt priority registers (IP and IPH, IP1 and IPH1) are available to program the priority level of each non-NMI interrupt vector.

A low-priority interrupt can be interrupted by a high-priority interrupt, but not by another interrupt of the same or lower priority. Further, an interrupt of the highest priority cannot be interrupted by any other interrupt source.

If two or more requests of different priority levels are received simultaneously, the request of the highest priority is serviced first. If requests of the same priority are received simultaneously, then an internal polling sequence determines which request is serviced first. Thus, within each priority level, there is a second priority structure determined by the polling sequence shown in **Table 19**.

Table 19 Priority Structure within Interrupt Level

Source	Level
Non-Maskable Interrupt (NMI)	(highest)
External Interrupt 0	1
Timer 0 Interrupt	2
External Interrupt 1	3
Timer 1 Interrupt	4
UART Interrupt	5
Timer 2, UART Normal Divider Overflow, LIN	6
ADC Interrupt	7
SSC Interrupt	8
External Interrupt 2	9
External Interrupt 3	10
CCU6 Interrupt Node Pointer 0	11
CCU6 Interrupt Node Pointer 1	12
CCU6 Interrupt Node Pointer 2	13
CCU6 Interrupt Node Pointer 3	14



#### 3.5 Parallel Ports

The XC864 has 14 port pins organized into 4 parallel ports, Port 0 (P0) to Port 3 (P3). Each pin has a pair of internal pull-up and pull-down devices that can be individually enabled or disabled. Ports P0, P1 and P3 are bidirectional and can be used as general purpose input/output (GPIO) or to perform alternate input/output functions for the on-chip peripherals. When configured as an output, the open drain mode can be selected. Port P2 is an input-only port, providing general purpose input functions, alternate input functions for the on-chip peripherals, and also analog inputs for the Analog-to-Digital Converter (ADC).

Note: P1.0 and P1.1 are bonded to the same package pin. See Section 2.3 for the limitation of using these port pins.

#### **Bidirectional Port Features:**

- Configurable pin direction
- Configurable pull-up/pull-down devices
- Configurable open drain mode
- Transfer of data through digital inputs and outputs (general purpose I/O)
- Alternate input/output for on-chip peripherals

### **Input Port Features:**

- Configurable input driver
- Configurable pull-up/pull-down devices
- Receive of data through digital input (general purpose input)
- Alternate input for on-chip peripherals
- Analog input for ADC module






Figure 17 General Structure of Bidirectional Port






Figure 18 General Structure of Input Port



## 3.6 Power Supply System with Embedded Voltage Regulator

The XC864 microcontroller requires two different levels of power supply:

- 5.0 V for the Embedded Voltage Regulator (EVR) and Ports
- 2.5 V for the core, memory, on-chip oscillator, and peripherals

**Figure 19** shows the XC864 power supply system. A power supply of 5.0 V must be provided from the external power supply pin. The 2.5 V power supply for the logic is generated by the EVR. The EVR helps to reduce the power consumption of the whole chip and the complexity of the application board design.

The EVR consists of a main voltage regulator and a low power voltage regulator. In active mode, both voltage regulators are enabled. In power-down mode, the main voltage regulator is switched off, while the low power voltage regulator continues to function and provide power supply to the system with low power consumption.




Figure 19 XC864 Power Supply System

### **EVR Features:**

- Input voltage (V<sub>DDP</sub>): 5.0 V
- Output voltage (V<sub>DDC</sub>): 2.5 V ± 7.5%
- Low power voltage regulator provided in power-down mode
- V<sub>DDC</sub> and V<sub>DDP</sub> prewarning detection
- V<sub>DDC</sub> brownout detection



#### 3.7 Reset Control

The XC864 has five types of reset: power-on reset, hardware reset, watchdog timer reset, power-down wake-up reset, and brownout reset.

When the XC864 is first powered up, the status of certain pins (see **Table 21**) must be defined to ensure proper start operation of the device. At the end of a reset sequence, the sampled values are latched to select the desired boot option, which cannot be modified until the next power-on reset or hardware reset. This guarantees stable conditions during the normal operation of the device.

In order to power up the system properly, the external reset pin RESET must be asserted until  $V_{\rm DDC}$  reaches 0.9\* $V_{\rm DDC}$ . The delay of external reset can be realized by an external capacitor at RESET pin. This capacitor value must be selected so that  $V_{\rm RESET}$  reaches 0.4 V, but not before  $V_{\rm DDC}$  reaches 0.9\*  $V_{\rm DDC}$ .

A typical application example is shown in Figure 20.  $V_{DDP}$  capacitor value is 300 nF.  $V_{DDC}$  capacitor value is 220 nF. The capacitor connected to RESET pin is 100 nF.

Typically, the time taken for  $V_{DDC}$  to reach  $0.9^*V_{DDC}$  is less than 50  $\mu$ s once  $V_{DDP}$  reaches 2.3V. Hence, based on the condition that 10% to 90%  $V_{DDP}$  (slew rate) is less than 500  $\mu$ s, the RESET pin should be held low for 500  $\mu$ s typically. See Figure 21.




Figure 20 Reset Circuitry






Figure 21  $V_{\text{DDP}}$ ,  $V_{\text{DDC}}$  and  $V_{\text{RESET}}$  during Power-on Reset

The second type of reset is the hardware reset. This reset function can be used during normal operation or when the chip is in power-down mode. A reset input pin RESET is provided for the hardware reset. To ensure the recognition of the hardware reset, pin RESET must be held low for at least 100 ns.

The Watchdog Timer (WDT) module is also capable of resetting the device if it detects a malfunction in the system.

Another type of reset that needs to be detected is a reset while the device is in power-down mode (wake-up reset). While the contents of the static RAM are undefined after a power-on reset, they are well defined after a wake-up reset from power-down mode.



### 3.7.1 Module Reset Behavior

**Table 20** shows how the functions of the XC864 are affected by the various reset types. A "■" means that this function is reset to its default state.

Table 20 Effect of Reset on Device Functions

Module/ Function	Wake-Up Reset	Watchdog Reset	Hardware Reset	Power-On Reset	Brownout Reset
CPU Core					
Peripherals					
On-Chip Static RAM	Not affected, reliable	Not affected, reliable	Not affected, reliable	Affected, un- reliable	Affected, un- reliable
Oscillator, PLL		Not affected			
Port Pins					
EVR	The voltage regulator is switched on	Not affected	•		•
FLASH					
NMI	Disabled	Disabled			



### 3.7.2 Booting Scheme

When the XC864 is reset, it must identify the type of configuration with which to start the different modes once the reset sequence is complete. Thus, boot configuration information that is required for activation of special modes and conditions needs to be applied by the external world through input pins. After power-on reset or hardware reset, the pins TMS and P0.0 collectively select the different boot options. **Table 21** shows the available boot options in the XC864.

Note: The boot options are valid only with the default set of UART and JTAG pins.

Table 21 XC864 Boot Selection

TMS	P0.0	Type of Mode	PC Start Value
0	х	BSL Mode(User Mode) <sup>1)</sup> ; on-chip OSC/PLL non-bypassed	0000 <sub>H</sub>
1	0	OCDS Mode; on-chip OSC/PLL non-bypassed	0000 <sub>H</sub>

User Mode is enterd via BSL Mode depends on the user-parameter No\_Activity\_Count(NAC) and the Flash protection.

## 3.7.2.1 User Mode Entry in BSL Mode

In XC864, User Mode is entered through the BSL Mode. The entry also depends on the type of Flash protection<sup>1)</sup> and the NAC (No\_Activity\_Count) values. NAC is a user defined parameter as described in each type of user mode entry.

There are three types of User Mode entry. Each entry was designed to be used under different situations.

### **User Mode Entry 1**

- TMS = 0 during power-on reset or hardware reset
- Flash is not protected (PASSWORD[7:0]<sup>2)</sup> = 00<sub>H</sub>)
- Flash address 0000<sub>H</sub> is non-zero value
- NAC is valid

Once the chip is in BSL mode with Flash memory not protected and a non-zero at Flash address  $0000_H$ , User Mode can be entered with or without delay depending on the NAC values. Delays are calculated based on the equation of [(NAC - 1) \* 5 ms] where NAC value ranges from  $01_H$  -  $0C_H$ . Table 22 summarises different type of actions related to the NAC value. In order to ensure the validity of the NAC, the inverted values (NAC) are needed to programmed togerther with the actual values.

<sup>1)</sup> Flash protection has to be taken and use with proper care as it will directly impact the usage of BSL mode and entry to User Mode. Refer to the 3 types of User Mode entry for detail descriptions.

<sup>&</sup>lt;sup>2)</sup> Flash protection can be enabled or disabled by installing the user PASSWORD via BSL mode 6.



Table 22 Type of Actions related to the NAC value

NAC Value	Action
01 <sub>H</sub>	0 ms delay. Jump to User Mode immediately
02 <sub>H</sub>	5 ms delay before jumping to User Mode
03 <sub>H</sub>	10 ms delay before jumping to User Mode
04 <sub>H</sub>	15 ms delay before jumping to User Mode
05 <sub>H</sub>	20 ms delay before jumping to User Mode
06 <sub>H</sub>	25 ms delay before jumping to User Mode
07 <sub>H</sub>	30 ms delay before jumping to User Mode
08 <sub>H</sub>	35 ms delay before jumping to User Mode
09 <sub>H</sub>	40 ms delay before jumping to User Mode
0A <sub>H</sub>	45 ms delay before jumping to User Mode
0B <sub>H</sub>	50 ms delay before jumping to User Mode
0C <sub>H</sub>	55 ms delay before jumping to User Mode
0D <sub>H</sub> - 0FF <sub>H</sub> , 00 <sub>H</sub>	Enter BSL Mode (Invalid NAC)

Once NAC and  $\overline{\text{NAC}}$  is programmed within the valid range, entry to User Mode is always possible. If a LIN frame is received within the delay period(NAC =  $02_H$  to  $0C_H$ ), it will be processed as in the BSL mode and User mode will not be entered. Alternatively, user can erase the NAC values (and/or program an invalid NAC) to enter BSL mode. This can be done by having a Flash erase(/program) user-routine in the Flash memory.

### **User Mode Entry 2**

- TMS = 0 during power-on reset or hardware reset
- Flash is protected (PASSWORD[0]<sup>1)</sup> = 1<sub>B</sub>)
- NAC is valid (01<sub>H</sub> 0C<sub>H</sub>)

Once the chip is in BSL mode and Flash memory is protected with LSB of PASSWORD set to 1, User Mode can be entered with or without delay depending on the NAC values. The concept of using NAC as delays are similiar to **User Mode Entry 1** except for the definition of NAC parameter when flash is protected.

Once NAC is valid and programmed with the valid range, entry to User Mode is always possible. If a LIN frame is received within the delay period (NAC =  $02_H$  to  $0C_H$ ) as specified in **Table 22**, it will be processed as in the BSL mode and User mode will not be entered. Alternatively, user can erase the NAC value (and/or program an invalid NAC) to enter BSL mode. This can be done by having a user-routine in Flash to erase the

<sup>1)</sup> Flash protection can be enabled or disabled by installing the user PASSWORD via BSL mode 6.



existing NAC values and program an invalid NAC located in address(0FF8 $_{\rm H}$ ) if flash protection mode 0(MSB of PASSWORD is 0) is selected. When Flash protection mode 1(MSB of PASSWORD = 1) is selected, the only way to enter BSL mode is to send a LIN frame within the delay period.

Note: Entering of BSL Mode is not possible if MSB of PASSWORD is 1 and NAC is 01<sub>H</sub>.

### **User Mode Entry 3**

- TMS = 0 during power-on reset or hardware reset
- Flash is protected (PASSWORD[0]<sup>1)</sup> = 0<sub>B</sub>)

Once the chip is in BSL mode and Flash memory is protected with LSB of PASSWORD set to 0, User Mode will be entered immediately. Entering of BSL Mode is not possible in this type of User mode entry. Hence, changing of Flash code, XRAM code or flash protection scheme is not allowed. If there is an intention to upgrade Flash content, a predefined routine in the user code via In-Application Programming can be used. But it is possible only if flash protection mode 0(MSB of PASSWORD to 0) is selected. This option can be applied to all the user entry mode to change the flash content.

<sup>1)</sup> Flash protection can be enabled or disabled by installing the user PASSWORD via BSL mode 6.



#### 3.8 Clock Generation Unit

The Clock Generation Unit (CGU) allows great flexibility in the clock generation for the XC864. The power consumption is indirectly proportional to the frequency, whereas the performance of the microcontroller is directly proportional to the frequency. During user program execution, the frequency can be programmed for an optimal ratio between performance and power consumption. Therefore the power consumption can be adapted to the actual application state.

#### Features:

- Phase-Locked Loop (PLL) for multiplying clock source by different factors
- PLL Base Mode
- Prescaler Mode
- PLL Mode
- Power-down mode support

The CGU consists of an oscillator circuit and a PLL.In the XC864, the oscillator is the onchip oscillator (10 MHz). In addition, the PLL provides a fail-safe logic to perform oscillator run and loss-of-lock detection. This allows emergency routines to be executed for system recovery or to perform system shut down.




Figure 22 CGU Block Diagram

The clock system provides three ways to generate the system clock:

[1]



### **Functional Description**

#### **PLL Base Mode**

The system clock is derived from the VCO base (free running) frequency clock divided by the K factor.

$$f_{SYS} = f_{VCObase} \times \frac{1}{K}$$

### **Prescaler Mode (VCO Bypass Operation)**

In VCO bypass operation, the system clock is derived from the oscillator clock, divided by the P and K factors.

$$f_{SYS} = f_{OSC} \times \frac{1}{P \times K}$$
 [2]

### **PLL Mode**

The system clock is derived from the oscillator clock, multiplied by the N factor, and divided by the P and K factors. VCO bypass must be inactive for this PLL mode.

. 
$$f_{SYS} = f_{OSC} \times \frac{N}{P \times K}$$
 [3]

Table 3-1 shows the settings of bits OSCDISC and VCOBYP for different clock mode selection.

Table 3-1 Clock Mode Selection

OSCDISC	VCOBYP	Clock Working Modes	
0	0	PLL Mode	
0	1	Prescaler Mode	
1	0	PLL Base Mode	
1	1	PLL Base Mode	

Note: When oscillator clock is disconnected from PLL, the clock mode is PLL Base mode regardless of the setting of VCOBYP bit.

In normal running mode, the system works in the PLL mode.



For the XC864, the value of P and K are fixed to 1 and 2 respectively. In order to obtain the required  $f_{\rm sys}$  at 80 MHz with a fixed oscillator frequency of 10 MHz, the N factor must be set to 16 by programming the NDIV bits to "0010". In XC864, the output frequency needs to be at 80 MHz.

For  $f_{\rm sys}$  = 80 MHz and K = 2,  $f_{\rm vco}$  =  $f_{\rm sys}$  \*2 = 160 MHz, VCOSEL bit in CMCON register must be set to 0 to select the VCO range of 150 MHz - 200 MHz.

Data Sheet 63 V 1.1, 2009-03



## 3.8.1 Clock Management

The CGU generates all clock signals required within the microcontroller from a single clock,  $f_{sys}$ . During normal system operation, the typical frequencies of the different modules are as follow:

- CPU clock: CCLK, SCLK = 26.7 MHz
- CCU6 clock: FCLK = 26.7 MHz
- Other peripherals: PCLK = 26.7 MHz
- Flash Interface clock: CCLK3 = 80 MHz, CCLKn = 80 MHz and CCLK = 26.7 MHz

In addition, different clock frequency can output to pin CLKOUT(P0.0). The clock output frequency can further be divided by 2 using toggle latch (bit TLEN is set to 1), the resulting output frequency has 50% duty cycle. **Figure 23** shows the clock distribution of the XC864.




Figure 23 Clock Generation from f<sub>sys</sub>



For power saving purposes, the clocks may be disabled or slowed down according to **Table 23**.

Table 23 System frequency (f<sub>sys</sub> = 80 MHz)

Power Saving Mode	Action
Idle	Clock to the CPU is disabled.
Slow-down	Clocks to the CPU and all the peripherals, including CCU6, are divided by a common programmable factor defined by bit field CMCON.CLKREL.
Power-down	Oscillator and PLL are switched off.

Note: Flash programming and erasing can only be performed at  $f_{\rm sys}$  = 80 MHz. However, Flash read access can be performed as long as  $f_{\rm sys} \leq$  80 MHz.

Data Sheet 65 V 1.1, 2009-03



## 3.9 Power Saving Modes

The power saving modes of the XC864 provide flexible power consumption through a combination of techniques, including:

- · Stopping the CPU clock
- Stopping the clocks of individual system components
- Reducing clock speed of some peripheral components
- Power-down of the entire system with fast restart capability

After a reset, the active mode (normal operating mode) is selected by default (see Figure 24) and the system runs in the main system clock frequency. From active mode, different power saving modes can be selected by software. They are:

- · Idle mode
- Slow-down mode
- · Power-down mode




Figure 24 Transition between Power Saving Modes



## 3.10 Watchdog Timer

The Watchdog Timer (WDT) provides a highly reliable and secure way to detect and recover from software or hardware failures. The WDT is reset at a regular interval that is predefined by the user. The CPU must service the WDT within this interval to prevent the WDT from causing an XC864 system reset. Hence, routine service of the WDT confirms that the system is functioning properly. This ensures that an accidental malfunction of the XC864 will be aborted in a user-specified time period. In debug mode, the WDT is suspended and stops counting. Therefore, there is no need to refresh the WDT during debugging.

#### Features:

- 16-bit Watchdog Timer
- Programmable reload value for upper 8 bits of timer
- Programmable window boundary
- Selectable input frequency of f<sub>PCLK</sub>/2 or f<sub>PCLK</sub>/128
- Time-out detection with NMI generation and reset prewarning activation (after which a system reset will be performed)

The WDT is a 16-bit timer incremented by a count rate of  $f_{PCLK}/2$  or  $f_{PCLK}/128$ . This 16-bit timer is realized as two concatenated 8-bit timers. The upper 8 bits of the WDT can be preset to a user-programmable value via a watchdog service access in order to modify the watchdog expire time period. The lower 8 bits are reset on each service access. Figure 25 shows the block diagram of the WDT unit.




Figure 25 WDT Block Diagram



If the WDT is not serviced before the timer overflow, a system malfunction is assumed. As a result, the WDT NMI is triggered (assert WDTTO) and the reset prewarning is entered. The prewarning period lasts for  $30_{\rm H}$  count, after which the system is reset (assert WDTRST).

The WDT has a "programmable window boundary" which disallows any refresh during the WDT's count-up. A refresh during this window boundary constitutes an invalid access to the WDT, causing the reset prewarning to be entered but without triggering the WDT NMI. The system will still be reset after the prewarning period is over. The window boundary is from  $0000_{\rm H}$  to the value obtained from the concatenation of WDTWINB and  $00_{\rm H}$ .

After being serviced, the WDT continues counting up from the value (<WDTREL> \* 2<sup>8</sup>). The time period for an overflow of the WDT is programmable in two ways:

- the input frequency to the WDT can be selected to be either f<sub>PCLK</sub>/2 or f<sub>PCLK</sub>/128
- the reload value WDTREL for the high byte of WDT can be programmed in register WDTREL

The period,  $P_{WDT}$ , between servicing the WDT and the next overflow can be determined by the following formula:

[4]

$$P_{WDT} \, = \, \frac{2^{(1 \, + \, WDTIN \, \times \, 6)} \, \times (2^{16} - WDTREL \, \times \, 2^{8})}{f_{PCLK}}$$

If the Window-Boundary Refresh feature of the WDT is enabled, the period  $P_{WDT}$  between servicing the WDT and the next overflow is shortened if WDTWINB is greater than WDTREL, see **Figure 26**. This period can be calculated using the same formula by replacing WDTREL with WDTWINB. For this feature to be useful, WDTWINB should not be smaller than WDTREL.






Figure 26 WDT Timing Diagram

**Table 24** lists the possible watchdog time range that can be achieved for different module clock frequencies . Some numbers are rounded to 3 significant digits.

Table 24 Watchdog Time Ranges

:- WDTDEI	Prescaler for f <sub>PCLK</sub>	Prescaler for f <sub>PCLK</sub>					
	2 (WDTIN = 0)	128 (WDTIN = 1)					
	26.7 MHz	26.7 MHz					
FF <sub>H</sub>	19.2 μs	1.23 ms					
FF <sub>H</sub> 7F <sub>H</sub>	2.48 ms	159 ms					
00 <sub>H</sub>	4.92 ms	315 ms					



# 3.11 Universal Asynchronous Receiver/Transmitter

The Universal Asynchronous Receiver/Transmitter (UART) provides a full-duplex asynchronous receiver/transmitter, i.e., it can transmit and receive simultaneously. It is also receive-buffered, i.e., it can commence reception of a second byte before a previously received byte has been read from the receive register. However, if the first byte still has not been read by the time reception of the second byte is complete, one of the bytes will be lost.

Beside the standard dual pin configuration for UART, single pin communication is also available in XC864. It is supported by the primary UART pin.

#### Features:

- · Full-duplex asynchronous modes
  - 8-bit or 9-bit data frames, LSB first
  - fixed or variable baud rate
- · Receive buffered
- Multiprocessor communication
- · Interrupt generation on the completion of a data transmission or reception

The UART can operate in four asynchronous modes as shown in **Table 25**. Data is transmitted on TXD and received on RXD.

Table 25 UART Modes

Operating Mode	Baud Rate
Mode 0: 8-bit shift register	f <sub>PCLK</sub> /2
Mode 1: 8-bit shift UART	Variable
Mode 2: 9-bit shift UART	f <sub>PCLK</sub> /32 or f <sub>PCLK</sub> /64
Mode 3: 9-bit shift UART	Variable

There are several ways to generate the baud rate clock for the serial port, depending on the mode in which it is operating. In mode 0, the baud rate for the transfer is fixed at  $f_{PCLK}/2$ . In mode 2, the baud rate is generated internally based on the UART input clock and can be configured to either  $f_{PCLK}/32$  or  $f_{PCLK}/64$ . The variable baud rate is set by either the underflow rate on the dedicated baud-rate generator, or by the overflow rate on Timer 1.



#### 3.11.1 Baud-Rate Generator

The baud-rate generator is based on a programmable 8-bit reload value, and includes divider stages (i.e., prescaler and fractional divider) for generating a wide range of baud rates based on its input clock  $f_{PCLK}$ , see **Figure 27**.




Figure 27 Baud-rate Generator Circuitry

The baud rate timer is a count-down timer and is clocked by either the output of the fractional divider ( $f_{MOD}$ ) if the fractional divider is enabled (FDCON.FDEN = 1), or the output of the prescaler ( $f_{DIV}$ ) if the fractional divider is disabled (FDEN = 0). For baud rate generation, the fractional divider must be configured to fractional divider mode (FDCON.FDM = 0). This allows the baud rate control run bit BCON.R to be used to start or stop the baud rate timer. At each timer underflow, the timer is reloaded with the 8-bit reload value in register BG and one clock pulse is generated for the serial channel.

Enabling the fractional divider in normal divider mode (FDEN = 1 and FDM = 1) stops the baud rate timer and nullifies the effect of bit BCON.R. See **Section 3.12**.

The baud rate (f<sub>BR</sub>) value is dependent on the following parameters:

- Input clock f<sub>PCLK</sub>
- Prescaling factor (2<sup>BRPRE</sup>) defined by bit field BRPRE in register BCON
- Fractional divider (STEP/256) defined by register FDSTEP (to be considered only if fractional divider is enabled and operating in fractional divider mode)



• 8-bit reload value (BR\_VALUE) for the baud rate timer defined by register BG The following formulas calculate the final baud rate without and with the fractional divider respectively:

[5]

baud rate = 
$$\frac{f_{PCLK}}{16 \times 2^{BRPRE} \times (BR\_VALUE + 1)}$$
 where  $2^{BRPRE} \times (BR\_VALUE + 1) > 1$ 

[6]

baud rate = 
$$\frac{f_{PCLK}}{16 \times 2^{BRPRE} \times (BR_VALUE + 1)} \times \frac{STEP}{256}$$

The maximum baud rate that can be generated is limited to f<sub>PCLK</sub>/32. Hence, for a module clock of 26.7 MHz, the maximum achievable baud rate is 0.83 MBaud.

Standard LIN protocal can support a maximum baud rate of 20kHz, the baud rate accuracy is not critical and the fractional divider can be disabled. Only the prescaler is used for auto baud rate calculation. For LIN fast mode, which supports the baud rate of 20kHz to 115.2kHz, the higher baud rates require the use of the fractional divider for greater accuracy.

**Table 26** lists the various commonly used baud rates with their corresponding parameter settings and deviation errors. The fractional divider is disabled and a module clock of 26.7 MHz is used.

Table 26 Typical Baud rates for UART with Fractional Divider disabled

Baud rate	Prescaling Factor (2 <sup>BRPRE</sup> )	Reload Value (BR_VALUE + 1)	Deviation Error
19.2 kBaud	1 (BRPRE=000 <sub>B</sub> )	87 (57 <sub>H</sub> )	-0.22 %
9600 Baud	1 (BRPRE=000 <sub>B</sub> )	174 (AE <sub>H</sub> )	-0.22 %
4800 Baud	2 (BRPRE=001 <sub>B</sub> )	174 (AE <sub>H</sub> )	-0.22 %
2400 Baud	4 (BRPRE=010 <sub>B</sub> )	174 (AE <sub>H</sub> )	-0.22 %

The fractional divider allows baud rates of higher accuracy (lower deviation error) to be generated. Table 27 lists the resulting deviation errors from generating a baud rate of

Data Sheet 72 V 1.1, 2009-03



115.2 kHz, using different module clock frequencies. The fractional divider is enabled (fractional divider mode) and the corresponding parameter settings are shown.

Table 27 Deviation Error for UART with Fractional Divider enabled

f <sub>PCLK</sub>	Prescaling Factor (2 <sup>BRPRE</sup> )	Reload Value (BR_VALUE + 1)	STEP	Deviation Error
26.67 MHz	1	10 (A <sub>H</sub> )	177 (B1 <sub>H</sub> )	+0.03 %
13.33 MHz	1	7 (7 <sub>H</sub> )	248 (F8 <sub>H</sub> )	+0.11 %
6.67 MHz	1	3 (3 <sub>H</sub> )	212 (D4 <sub>H</sub> )	-0.16 %

# 3.11.2 Baud Rate Generation using Timer 1

In UART modes 1 and 3, Timer 1 can be used for generating the variable baud rates. In theory, this timer could be used in any of its modes. But in practice, it should be set into auto-reload mode (Timer 1 mode 2), with its high byte set to the appropriate value for the required baud rate. The baud rate is determined by the Timer 1 overflow rate and the value of SMOD as follows:

Mode 1, 3 band rate= 
$$\frac{2^{\text{SMOD}} \times f_{\text{PCLK}}}{32 \times 2 \times (256 - \text{TH1})}$$
 [7]

# 3.12 Normal Divider Mode (8-bit Auto-reload Timer)

Setting bit FDM in register FDCON to 1 configures the fractional divider to normal divider mode, while at the same time disables baud rate generation (see **Figure 27**). Once the fractional divider is enabled (FDEN = 1), it functions as an 8-bit auto-reload timer (with no relation to baud rate generation) and counts up from the reload value with each input clock pulse. Bit field RESULT in register FDRES represents the timer value, while bit field STEP in register FDSTEP defines the reload value. At each timer overflow, an overflow flag (FDCON.NDOV) will be set and an interrupt request generated. This gives an output clock  $f_{\rm MOD}$  that is 1/n of the input clock  $f_{\rm DIV}$ , where n is defined by 256 - STEP.

The output frequency in normal divider mode is derived as follows:

$$f_{MOD} = f_{DIV} \times \frac{1}{256 - STEP}$$
 [8]

Data Sheet 73 V 1.1, 2009-03



#### 3.13 LIN Protocol

The UART can be used to support the Local Interconnect Network (LIN) protocol for both master and slave operations. The LIN baud rate detection feature provides the capability to detect the baud rate within LIN protocol using Timer 2. This allows the UART to be synchronized to the LIN baud rate for data transmission and reception.

LIN is a holistic communication concept for local interconnected networks in vehicles. The communication is based on the SCI (UART) data format, a single-master/multiple-slave concept, a clock synchronization for nodes without stabilized time base. An attractive feature of LIN is self-synchronization of the slave nodes without a crystal or ceramic resonator, which significantly reduces the cost of hardware platform. Hence, the baud rate must be calculated and returned with every message frame.

The structure of a LIN frame is shown in Figure 28. The frame consists of the:

- header, which comprises a Break (13-bit time low), Synch Byte (55<sub>H</sub>), and ID field
- response time
- data bytes (according to UART protocol)
- checksum




Figure 28 Structure of LIN Frame

#### 3.13.1 LIN Header Transmission

LIN header transmission is only applicable in master mode. In the LIN communication, a master task decides when and which frame is to be transferred on the bus. It also identifies a slave task to provide the data transported by each frame. The information needed for the handshaking between the master and slave tasks is provided by the master task through the header portion of the frame.

The header consists of a break and synch pattern followed by an identifier. Among these three fields, only the break pattern cannot be transmitted as a normal 8-bit UART data.



The break must contain a dominant value of 13 bits or more to ensure proper synchronization of slave nodes.

In the LIN communication, a slave task is required to be synchronized at the beginning of the protected identifier field of frame. For this purpose, every frame starts with a sequence consisting of a break field followed by a synch byte field. This sequence is unique and provides enough information for any slave task to detect the beginning of a new frame and be synchronized at the start of the identifier field.

Upon entering LIN communication, a connection is established and the transfer speed (baud rate) of the serial communication partner (host) is automatically synchronized in the following steps:

- STEP 1: Initialize interface for reception and timer for baud rate measurement
- STEP 2: Wait for an incoming LIN frame from host
- STEP 3: Synchronize the baud rate to the host
- STEP 4: Enter for Master Request Frame or for Slave Response Frame

Note: Re-synchronization and setup of baud rate are always done for **every** Master Request Header or Slave Response Header LIN frame.

Data Sheet 75 V 1.1, 2009-03



# 3.14 High-Speed Synchronous Serial Interface

The High-Speed Synchronous Serial Interface (SSC) supports full-duplex and half-duplex synchronous communication. The serial clock signal can be generated by the SSC internally (master mode), using its own 16-bit baud-rate generator, or can be received from an external master (slave mode). Data width, shift direction, clock polarity and phase are programmable. This allows communication with SPI-compatible devices or devices using other synchronous serial interfaces.

#### Features:

- Master and slave mode operation
  - Full-duplex or half-duplex operation
- · Transmit and receive buffered
- Flexible data format
  - Programmable number of data bits: 2 to 8 bits
  - Programmable shift direction: LSB or MSB shift first
  - Programmable clock polarity: idle low or high state for the shift clock
  - Programmable clock/data phase: data shift with leading or trailing edge of the shift clock
- Variable baud rate
- Compatible with Serial Peripheral Interface (SPI)
- Interrupt generation
  - On a transmitter empty condition
  - On a receiver full condition
  - On an error condition (receive, phase, baud rate, transmit error)



Data is transmitted or received on lines TXD and RXD, which are normally connected to the pins MTSR (Master Transmit/Slave Receive) and MRST (Master Receive/Slave Transmit). The clock signal is output via line MS\_CLK (Master Serial Shift Clock) or input via line SS\_CLK (Slave Serial Shift Clock). Both lines are normally connected to the pin SCLK. Transmission and reception of data are double-buffered.

Figure 29 shows the block diagram of the SSC.




Figure 29 SSC Block Diagram



### 3.15 Timer 0 and Timer 1

Timers 0 and 1 are count-up timers which are incremented every machine cycle, or in terms of the input clock, every 2 PCLK cycles. Timer 0 can also be incremented in response to a 1-to-0 transition (falling edge) at the external input pin, T0.

Both timers are fully compatible and can be configured in four different operating modes for use in a variety of applications, see **Table 28**. In modes 0, 1 and 2, the two timers operate independently, but in mode 3, their functions are specialized.

Table 28 Timer 0 and Timer 1 Modes

Mode	Operation
0	13-bit timer The timer is essentially an 8-bit counter with a divide-by-32 prescaler. This mode is included solely for compatibility with Intel 8048 devices.
1	<b>16-bit timer</b> The timer registers, TLx and THx, are concatenated to form a 16-bit counter.
2	8-bit timer with auto-reload The timer register TLx is reloaded with a user-defined 8-bit value in THx upon overflow.
3	Timer 0 operates as two 8-bit timers The timer registers, TL0 and TH0, operate as two separate 8-bit counters. Timer 1 is halted and retains its count even if enabled.



### 3.16 Timer 2

Timer 2 is a 16-bit general purpose timer (THL2) that has two modes of operation, a 16-bit auto-reload mode and a 16-bit one channel capture mode. If the prescalar is disabled, Timer 2 counts with an input clock of PCLK/12. Timer 2 continues counting as long as it is enabled.

Table 29	Timer 2 Modes
Mode	Description
Auto-reload	<ul> <li>Up/Down Count Disabled</li> <li>Count up only</li> <li>Start counting from 16-bit reload value, overflow at FFFF<sub>H</sub></li> <li>Reload event configurable for trigger by overflow condition only, or by negative/positive edge at input pin T2EX as well</li> <li>Programmble reload value in register RC2</li> <li>Interrupt is generated with reload event</li> </ul>
	<ul> <li>Up/Down Count Enabled</li> <li>Count up or down, direction determined by level at input pin T2EX</li> <li>No interrupt is generated</li> <li>Count up <ul> <li>Start counting from 16-bit reload value, overflow at FFFFH</li> <li>Reload event triggered by overflow condition</li> <li>Programmble reload value in register RC2</li> </ul> </li> <li>Count down <ul> <li>Start counting from FFFFH, underflow at value defined in register RC2</li> <li>Reload event triggered by underflow condition</li> <li>Reload value fixed at FFFFH</li> </ul> </li> </ul>
Channel capture	<ul> <li>Count up only</li> <li>Start counting from 0000<sub>H</sub>, overflow at FFFF<sub>H</sub></li> <li>Reload event triggered by overflow condition</li> <li>Reload value fixed at 0000<sub>H</sub></li> <li>Capture event triggered by falling/rising edge at pin T2EX</li> <li>Captured timer value stored in register RC2</li> <li>Interrupt is generated with reload or capture event</li> </ul>



### 3.17 Capture/Compare Unit 6

The Capture/Compare Unit 6 (CCU6) provides two independent timers (T12, T13), which can be used for Pulse Width Modulation (PWM) generation, especially for AC-motor control. The CCU6 also supports special control modes for block commutation and multi-phase machines.

The timer T12 can function in capture and/or compare mode for its three channels. The timer T13 can work in compare mode only.

The multi-channel control unit generates output patterns, which can be modulated by T12 and/or T13. The modulation sources can be selected and combined for the signal modulation.

#### **Timer T12 Features:**

- Three capture/compare channels, each channel can be used either as a capture or as a compare channel
- Supports generation of a three-phase PWM (six outputs, individual signals for highside and lowside switches)
- 16-bit resolution, maximum count frequency = peripheral clock frequency
- Dead-time control for each channel to avoid short-circuits in the power stage
- Concurrent update of the required T12/13 registers
- Generation of center-aligned and edge-aligned PWM
- Supports single-shot mode
- Supports many interrupt request sources
- · Hysteresis-like control mode

#### **Timer T13 Features:**

- One independent compare channel with one output
- 16-bit resolution, maximum count frequency = peripheral clock frequency
- Can be synchronized to T12
- Interrupt generation at period-match and compare-match
- Supports single-shot mode

### **Additional Features:**

- Implements block commutation for Brushless DC-drives
- Position detection via Hall-sensor pattern
- Automatic rotational speed measurement for block commutation
- Integrated error handling
- Fast emergency stop without CPU load via external signal (CTRAP)
- · Control modes for multi-channel AC-drives
- Output levels can be selected and adapted to the power stage



The block diagram of the CCU6 module is shown in Figure 30.




Figure 30 CCU6 Block Diagram



### 3.18 Analog-to-Digital Converter

The XC864 includes a high-performance 8-bit Analog-to-Digital Converter (ADC) with eight multiplexed analog input channels. The ADC uses a successive approximation technique to convert the analog voltage levels from up to eight different sources. The analog input channels of the ADC are available at Port 2.

#### Features:

- Successive approximation
- 8-bit resolution or 10-bit resolution
- · Eight analog channels
- · Four independent result registers
- Result data protection for slow CPU access (wait-for-read mode)
- Single conversion mode
- Autoscan functionality
- · Limit checking for conversion results
- Data reduction filter (accumulation of up to 2 conversion results)
- · Two independent conversion request sources with programmable priority
- Selectable conversion request trigger
- · Flexible interrupt generation with configurable service nodes
- Programmable sample time
- Programmable clock divider
- Cancel/restart feature for running conversions
- Integrated sample and hold circuitry
- Compensation of offset errors
- Low power modes



# 3.18.1 ADC Clocking Scheme

A common module clock  $f_{\mbox{\scriptsize ADC}}$  generates the various clock signals used by the analog and digital parts of the ADC module:

- f<sub>ADCA</sub> is input clock for the analog part.
- f<sub>ADCI</sub> is internal clock for the analog part (defines the time base for conversion length and the sample time). This clock is generated internally in the analog part, based on the input clock f<sub>ADCA</sub> to generate a correct duty cycle for the analog components.
- · f<sub>ADCD</sub> is input clock for the digital part.

The internal clock for the analog part  $f_{ADCI}$  is limited to a maximum frequency of 10 MHz. Therefore, the ADC clock prescaler must be programmed to a value that ensures  $f_{ADCI}$  does not exceed 10 MHz. The prescaler ratio is selected by bit field CTC in register GLOBCTR. A prescaling ratio of 32 can be selected when the maximum performance of the ADC is not required.




Figure 31 ADC Clocking Scheme

For module clock  $f_{ADC}$  = 26.7 MHz, the analog clock  $f_{ADCI}$  frequency can be selected as shown in **Table 30**.



Table 30 f<sub>ADCI</sub> Frequency Selection

Module Clock f <sub>ADC</sub>	СТС	Prescaling Ratio	Analog Clock f <sub>ADCI</sub>
26.7 MHz	00 <sub>B</sub>	÷ 2	13.3 MHz (N.A)
	01 <sub>B</sub>	÷ 3	8.9 MHz
	10 <sub>B</sub>	÷ 4	6.7 MHz
	11 <sub>B</sub> (default)	÷ 32	833.3 kHz

As  $f_{ADCI}$  cannot exceed 10 MHz, bit field CTC should not be set to  $00_B$  when  $f_{ADC}$  is 26.7 MHz. During slow-down mode where  $f_{ADC}$  may be reduced to 13.3 MHz, 6.7 MHz etc., CTC can be set to  $00_B$  as long as the divided analog clock  $f_{ADCI}$  does not exceed 10 MHz. However, it is important to note that the conversion error could increase due to loss of charges on the capacitors, if  $f_{ADC}$  becomes too low during slow-down mode.

## 3.18.2 ADC Conversion Sequence

The analog-to-digital conversion procedure consists of the following phases:

- Synchronization phase (t<sub>SYN</sub>)
- Sample phase (t<sub>S</sub>)
- Conversion phase
- Write result phase (t<sub>WR</sub>)




Figure 32 ADC Conversion Timing



### 3.19 On-Chip Debug Support

The On-Chip Debug Support (OCDS) provides the basic functionality required for the software development and debugging of XC800-based systems.

The OCDS design is based on these principles:

- use the built-in debug functionality of the XC800 Core
- · add a minimum of hardware overhead
- provide support for most of the operations by a Monitor Program
- use standard interfaces to communicate with the Host (a Debugger)

#### Features:

- Set breakpoints on instruction address and within a specified address range
- · Set breakpoints on internal RAM address
- Support unlimited software breakpoints in Flash/RAM code region
- Process external breaks
- Step through the program code

The OCDS functional blocks are shown in **Figure 33**. The Monitor Mode Control (MMC) block at the center of OCDS system brings together control signals and supports the overall functionality. The MMC communicates with the XC800 Core, primarily via the Debug Interface, and also receives reset and clock signals. After processing memory address and control signals from the core, the MMC provides proper access to the dedicated extra-memories: a Monitor ROM (holding the code) and a Monitor RAM (for work-data and Monitor-stack). The OCDS system is accessed through the JTAG<sup>1)</sup>, which is an interface dedicated exclusively for testing and debugging activities and is not normally used in an application.

Note: All the debug functionality described here can normally be used only after XC864 has been started in OCDS mode.

Data Sheet 85 V 1.1, 2009-03

The pins of the JTAG port can be assigned to either Port 0 (primary) or Ports 1 and 2 (secondary). User must set the JTAG pins (TCK and TDI) as input during connection with the OCDS system.






Figure 33 OCDS Block Diagram

# 3.19.1 NMI-mode priority over Debug-mode

While the core is in NMI-mode (after an NMI-request has been accepted and before the RETI instruction is executed, i.e. the time during a NMI-servicing routine), certain debug functions are blocked/restricted:

- No external break is possible while the core is servicing an NMI.
   External break requested inside a NMI-servicing routine will be taken only after RETI is executed.
- 2. A breakpoint into NMI-servicing routine is taken, but single-step is not possible afterwards.
  - If a step is requested, the servicing routine will run as coded and monitor mode will be invoked again only after a RETI is executed.

Hardware breakpoints and software breakpoints proceed as normal while CPU is in NMI-mode.



Reset Value: 01<sub>H</sub>

# 3.19.2 Debug-Suspend of Timers

During debugging (while in Monitor Mode) and the debug-suspend functionality is enabled (MMCR2.DSUSP = 1, default), timers in certain modules in XC864 can be suspended based on the settings of their corresponding module suspend bits in the register MODSUSP. When suspended, only the timer stops counting as the counter input clock is gated off. The module is still clocked so that module registers are accessible.

# MODSUSP Module Suspend Control Register

7	6	5	4	3	2	1	0
	1	0	1	T2SUSP	T13SUSP	T12SUSP	WDTSUSP
		r		rw	rw	rw	rw

Field	Bits	Тур	Description
WDTSUSP	0	rw	Watchdog Timer Debug Suspend Bit  Watchdog Timer will not be suspended  Watchdog Timer will be suspended
T12SUSP	1	rw	Timer 12 Debug Suspend Bit  O Timer 12 in Capture/Compare Unit will not be suspended  Timer 12 in Capture/Compare Unit will be suspended
T13SUSP	2	rw	Timer 13 Debug Suspend Bit  Timer 13 in Capture/Compare Unit will not be suspended  Timer 13 in Capture/Compare Unit will be suspended
T2SUSP	3	rw	Timer 2 Debug Suspend Bit  O Timer 2 will not be suspended  Timer 2 will be suspended
0	[7:4]	r	Reserved Returns 0 if read; should be written with 0.

This feature could be quite useful, especially regarding the Watchdog Timer: it allows to prevent XC864 from unintentional WDT-resets while the user software is not executed and respectively - not able to service the Watchdog.



Also suspending the other timer-modules makes sense for debugging: once the application is not running, stopping counters helps for a more complete "freeze" of the device-status during a break.

It must be noted, in XC864 all of the debug suspend control bits other than that of WDT, have values 0 after reset, i.e. by default the module will not be suspended upon a break. But normally for debugging, the device will be started in OCDS mode and then the monitor will be invoked before to start any user code. Then it is possible using a debugger to configure suspend-controls as desired and only afterwards start the debugsession.

### 3.19.3 JTAG ID Register

This is a read-only register located inside the JTAG module, and is used to recognize the device(s) connected to the JTAG interface. Its content is shifted out when INSTRUCTION register contains the IDCODE command (opcode  $04_{\rm H}$ ), and the same is also true immediately after reset.

The JTAG ID for XC864 is 1013 8083<sub>H</sub>.



# 3.20 Chip Identification Number

The XC864 identity (ID) register is located at Page 1 of address  $B3_H$ . The value of ID register is  $1B_H$ . However, for easy identification of product variants, the Chip Identification Number, which is an unique number assigned to each product variant, is available. The differentiation is based on the product, variant type and device step information.

The Chip Identification Numbers associated with XC864 are  $1B810C00_{\rm H}$  for 5V device and  $1B010C00_{\rm H}$  for 3.3V device.

Two methods are provided to read a device's Chip Identification Number:

- In-application subroutine, GET CHIP INFO
- · Bootstrap loader (BSL) mode A



# 4 Electrical Parameters

This chapter provides the characteristics of the electrical parameters which are implementation-specific for the XC864.

### 4.1 General Parameters

The general parameters are described here to aid the users in interpreting the parameters mainly in **Chapter 4.2** and **Chapter 4.3**.

### 4.1.1 Parameter Interpretation

The parameters listed in this section represent partly the characteristics of the XC864 and partly its requirements on the system. To aid interpreting the parameters easily when evaluating them for a design, they are indicated by the abbreviations in the "Symbol" column:

#### · CC

These parameters indicate **C**ontroller **C**haracteristics, which are distinctive features of the XC864 and must be regarded for a system design.

#### SR

These parameters indicate **S**ystem **R**equirements, which must be provided by the microcontroller system in which the XC864 is designed in.



# 4.1.2 Absolute Maximum Rating

Maximum ratings are the extreme limits to which the XC864 can be subjected to without permanent damage.

Table 31 Absolute Maximum Rating Parameters

Parameter	Symbol	Limit	Values	Unit	Notes
		min.	max.		
Ambient temperature	$T_{A}$	-40	125	°C	under bias
Storage temperature	$T_{ST}$	-65	150	°C	
Junction temperature	$T_{J}$	-40	150	°C	under bias
Voltage on power supply pin with respect to $V_{\rm SS}$	$V_{DDP}$	-0.5	6	V	
Voltage on core supply pin with respect to $V_{\rm SS}$	$V_{DDC}$	-0.5	3.25	V	
Voltage on any pin with respect to $V_{\rm SS}$	$V_{IN}$	-0.5	V <sub>DDP</sub> + 0.5 or max. 6	V	Whatever is lower
Input current on any pin during overload condition	$I_{IN}$	-10	10	mA	
Absolute sum of all input currents during overload condition	$\Sigma  I_{IN} $	_	50	mA	

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions ( $V_{IN} > V_{DDP}$  or  $V_{IN} < V_{SS}$ ) the voltage on  $V_{DDP}$  pin with respect to ground ( $V_{SS}$ ) must not exceed the values defined by the absolute maximum ratings.



# 4.1.3 Operating Conditions

The following operating conditions must not be exceeded in order to ensure correct operation of the XC864. All parameters mentioned in the following table refer to these operating conditions, unless otherwise noted.

**Table 32** Operating Condition Parameters

Parameter	Symbol	Limit	Values	Unit	Notes/
		min.	max.		Conditions
Digital power supply voltage	$V_{DDP}$	4.5	5.5	V	
Digital power supply voltage	$V_{DDP}$	3.0	3.6	V	
Digital ground voltage	$V_{SS}$		0	V	
Digital core supply voltage	$V_{DDC}$	2.3	2.7	V	
System Clock Frequency <sup>1)</sup>	$f_{\sf SYS}$	74	86	MHz	
Ambient temperature	$T_{A}$	-40	85	°C	SAF-XC864
		-40	125	°C	SAK-XC864

<sup>&</sup>lt;sup>1)</sup>  $f_{SYS}$  is the PLL output clock. During normal operating mode, CPU clock is  $f_{SYS}$  / 3. Refer to **Figure 23** for details.



# 4.2 DC Parameters

# 4.2.1 Input/Output Characteristics

 Table 33
 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit	Values	Unit	Test Conditions	
			min.	max.			
V <sub>DDP</sub> = 5V Range					•		
Output low voltage	$V_{OL}$	CC	_	1.0	V	I <sub>OL</sub> = 15 mA	
			_	0.4	V	I <sub>OL</sub> = 5 mA	
Output high voltage	$V_{OH}$	СС	V <sub>DDP</sub> - 1.0	_	V	I <sub>OH</sub> = -15 mA	
			V <sub>DDP</sub> - 0.4	_	V	I <sub>OH</sub> = -5 mA	
Input low voltage on port pins (all except P0.0 & P0.1)	$V_{ILP}$	SR	_	$0.3 \times V_{ m DDP}$	V	CMOS Mode	
Input low voltage on P0.0 & P0.1	$V_{ILP0}$	SR	-0.2	$0.3  imes V_{ extsf{DDP}}$	V	CMOS Mode	
Input low voltage on RESET pin	$V_{ILR}$	SR	_	$0.3  imes V_{ extsf{DDP}}$	V	CMOS Mode	
Input low voltage on TMS pin	$V_{ILT}$	SR	_	$0.3  imes V_{DDP}$	V	CMOS Mode	
Input high voltage on port pins (all except P0.0 & P0.1)	$V_{IHP}$	SR	$0.7  imes V_{ m DDP}$	_	V	CMOS Mode	
Input high voltage on P0.0 & P0.1	$V_{IHP0}$	SR	$0.7  imes V_{DDP}$	$V_{DDP}$	V	CMOS Mode	
Input high voltage on RESET pin	$V_{IHR}$	SR	$0.7  imes V_{ extsf{DDP}}$	_	V	CMOS Mode	
Input high voltage on TMS pin	$V_{IHT}$	SR	$0.7  imes V_{DDP}$	_	V	CMOS Mode	
Input Hysteresis <sup>1)</sup>	HYS	СС	$0.08  imes V_{ m DDP}$	_	V	CMOS Mode	
Pull-up current <sup>2)</sup>	$I_{PU}$	SR		-10	μΑ	$V_{IH,min}$	
			-150	_	μA	$V_{IL,max}$	



 Table 33
 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit '	Values	Unit	Test Conditions	
			min.	max.			
Pull-down current <sup>2)</sup>	$I_{PD}$	SR	_	10	μA	$V_{IL,max}$	
			150	_	μΑ	$V_{IH,min}$	
Input leakage current <sup>3)</sup>	$I_{OZ1}$	CC	-2.5	1	μΑ	$0 < V_{\text{IN}} < V_{\text{DDP}},$ $T_{\text{A}} \le 125^{\circ}\text{C}$	
Overload current on any pin	I <sub>OV</sub>	SR	-5	5	mA		
Absolute sum of overload currents	$\Sigma   I_{OV}$	 SR	_	25	mA	4)	
	$V_{PO}$	SR	_	0.3	V	5)	
$\label{eq:maximum} \hline \text{Maximum current per} \\ \text{pin (excluding } V_{\text{DDP}} \text{ and } \\ V_{\text{SS}})$	$I_{M}$	SR	-	15	mA		
	$\Sigma  I_{M} $	SR	_	60	mA		
$\begin{tabular}{ll} \hline \textbf{Maximum current into} \\ V_{\rm DDP} \\ \hline \end{tabular}$	$I_{MVDI}$	OP SR	_	80	mA		
$\begin{tabular}{ll} \hline \textbf{Maximum current out of} \\ V_{\rm SS} \\ \hline \end{tabular}$	I <sub>MVS</sub>	SR	_	80	mA		
$V_{DDP}$ = 3.3V Range							
Output low voltage	$V_{OL}$	CC	_	1.0	V	I <sub>OL</sub> = 8 mA	
			_	0.4	V	$I_{\rm OL}$ = 2.5 mA	
Output high voltage	$V_{OH}$	CC	V <sub>DDP</sub> - 1.0	_	V	$I_{\text{OH}}$ = -8 mA	
			V <sub>DDP</sub> - 0.4	_	V	I <sub>OH</sub> = -2.5 mA	
Input low voltage on port pins (all except P0.0 & P0.1)	$V_{ILP}$	SR	_	$0.3 \times V_{ m DDP}$	V	CMOS Mode	
Input low voltage on P0.0 & P0.1	$V_{ILP0}$	SR	-0.2	$0.3  imes V_{ m DDP}$	V	CMOS Mode	



 Table 33
 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symb	ool	Limit '	Values	Unit	Test Conditions
			min.	max.		
Input low voltage on RESET pin	$V_{ILR}$	SR	_	$0.3  imes V_{ m DDP}$	V	CMOS Mode
Input low voltage on TMS pin	$V_{ILT}$	SR	_	$0.3  imes V_{ extsf{DDP}}$	V	CMOS Mode
Input high voltage on port pins (all except P0.0 & P0.1)	$V_{IHP}$	SR	$0.7  imes V_{ extsf{DDP}}$	_	V	CMOS Mode
Input high voltage on P0.0 & P0.1	$V_{IHP0}$	SR	$0.7  imes V_{ extsf{DDP}}$	$V_{DDP}$	V	CMOS Mode
Input high voltage on RESET pin	$V_{IHR}$	SR	$0.7  imes V_{ extsf{DDP}}$	_	V	CMOS Mode
Input high voltage on TMS pin	$V_{IHT}$	SR	$0.75  imes V_{ m DDP}$	_	V	CMOS Mode
Input Hysteresis <sup>1)</sup>	HYS	CC	$V_{ extsf{DDP}}$	_	V	CMOS Mode
Pull-up current <sup>2)</sup>	$I_{PU}$	SR	_	-5	μΑ	$V_{IH,min}$
			-50	_	μΑ	$V_{IL,max}$
Pull-down current <sup>2)</sup>	$I_{PD}$	SR	_	5	μΑ	$V_{IL,max}$
			50	_	μΑ	$V_{IH,min}$
Input leakage current <sup>3)</sup>	$I_{OZ1}$	CC	-2.5	1	μΑ	$0 < V_{\text{IN}} < V_{\text{DDP}},$ $T_{\text{A}} \le 125^{\circ}\text{C}$
Overload current on any pin	$I_{OV}$	SR	-5	5	mA	
Absolute sum of overload currents	$\Sigma   I_{OV}$	 SR	_	25	mA	4)
Voltage on any pin during $V_{\rm DDP}$ power off	$V_{PO}$	SR	_	0.3	V	5)
Maximum current per pin (excluding $V_{\rm DDP}$ and $V_{\rm SS}$ )	$I_{M}$	SR	-	15	mA	
$\begin{array}{c} \text{Maximum current for all} \\ \text{pins (excluding } V_{\text{DDP}} \\ \text{and } V_{\text{SS}}) \end{array}$	$\Sigma  I_{M} $	SR	_	60	mA	



Table 33 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	Test Conditions
		min.	max.		
$\begin{array}{c} \hline \text{Maximum current into} \\ V_{\text{DDP}} \\ \end{array}$	$I_{ m MVDDP}$ SR	_	80	mA	
Maximum current out of $V_{\rm SS}$	I <sub>MVSS</sub> SR	_	80	mA	

Not subjected to production test, verified by design/characterization. Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.

<sup>2)</sup> Single pull device is enabled for the measurement of P0.0/P1.0.

<sup>3)</sup> An additional error current ( $I_{INJ}$ ) will flow if an overload current flows through an adjacent pin. TMS pin and RESET pin have internal pull devices and are not included in the input leakage current characteristic.

<sup>4)</sup> Not subjected to production test, verified by design/characterization.

Not subjected to production test, verified by design/characterization. However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when  $V_{\rm DDP}$  is powered off.



# 4.2.2 Supply Threshold Characteristics




Figure 34 Supply Threshold Parameters

**Table 34** Supply Threshold Parameters (Operating Conditions apply)

Parameters	Symbol		L	ues	Unit	
			min.	typ.	max.	
$\overline{V_{\rm DDC}}$ prewarning voltage <sup>1)</sup>	V <sub>DDCPW</sub>	CC	2.2	2.3	2.4	V
$V_{\rm DDC}$ brownout voltage in active mode <sup>1)</sup>	$V_{\rm DDCBO}$	CC	2.0	2.1	2.3	V
RAM data retention voltage	$V_{\rm DDCRDR}$	CC	0.9	1.0	1.1	V
$V_{\rm DDC}$ brownout voltage in power-down mode <sup>2)</sup>	V <sub>DDCBOPD</sub>	CC	1.3	1.5	1.7	V
V <sub>DDP</sub> prewarning voltage	$V_{DDPPW}$	CC	3.4	4.0	4.6	V
Power-on reset voltage <sup>2)3)</sup>	$V_{\rm DDCPOR}$	CC	1.3	1.5	1.7	V

<sup>1)</sup> Detection is disabled in power-down mode.

<sup>2)</sup> Detection is enabled in both active and power-down mode.

<sup>&</sup>lt;sup>3)</sup> The reset of EVR is extended by 300 µs typically after the VDDC reaches the power-on reset voltage.



### 4.2.3 ADC Characteristics

The values in the table below are given for an analog power supply between 4.5 V to 5.5 V. The ADC can be used with an analog power supply down to 3 V. Note that in this case, the analog part may show a reduced performance. All ground pins ( $V_{SS}$ ) must be externally connected to one single star point in the system. The voltage difference between the ground pins must not exceed 200mV.

Table 35 ADC Characteristics (Operating Conditions apply;  $V_{DDP} = 5V$  Range)

Parameter	Symbol	Limit V	alues		Unit	Test Conditions/
		min.	typ.	max.		Remarks
Analog reference voltage	V <sub>AREF</sub> SR	V <sub>AGND</sub> + 1	$V_{DDP}$	V <sub>DDP</sub> + 0.05	V	
Analog reference ground	$V_{AGND}$ SR	V <sub>SS</sub> - 0.05	$V_{SS}$	V <sub>AREF</sub>	V	
Analog input voltage range	V <sub>AIN</sub> SR	V <sub>AGND</sub>	_	V <sub>AREF</sub>	V	
ADC clocks	f <sub>ADC</sub>	_	20	40	MHz	module clock
	f <sub>ADCI</sub>	_	_	10	MHz	internal analog clock See <b>Figure 31</b>
Sample time	t <sub>S</sub> CC	(2 + INF	PCR0.S	TC) ×	μs	
Conversion time	t <sub>C</sub> CC	See Se	ction 4.	2.3.1	μs	
Total unadjusted	TUE <sup>1)</sup> CC	_	_	±1	LSB	8-bit conversion. <sup>2)</sup>
error		_	_	±2	LSB	10-bit conversion.
Differential Nonlinearity	DNL CC	_	±1	_	LSB	10-bit conversion <sup>4)</sup>
Integral Nonlinearity	INL CC	_	±1	_	LSB	10-bit conversion <sup>4)</sup>
Offset	OFF CC	_	±1	_	LSB	10-bit conversion <sup>4)</sup>
Gain	GAIN CC	_	±1	_	LSB	10-bit conversion <sup>4)</sup>
Switched capacitance at the reference voltage input	C <sub>AREFSW</sub> CC	_	10	20	pF	2)3)



Table 35 ADC Characteristics (Operating Conditions apply;  $V_{DDP} = 5V$  Range)

Parameter Sy	Symbol	Limit Values			Unit	Test Conditions/
		min.	typ.	max.		Remarks
Switched capacitance at the analog voltage inputs	C <sub>AINSW</sub> CC	-	5	7	pF	2)4)
Input resistance of the reference input	R <sub>AREF</sub> CC	_	1	2	kΩ	2)
Input resistance of the selected analog channel	R <sub>AIN</sub> CC	-	1	1.5	kΩ	2)

<sup>&</sup>lt;sup>1)</sup> TUE is tested at  $V_{\rm AREF}$  = 5.0 V,  $V_{\rm AGND}$  = 0 V ,  $V_{\rm DDP}$  = 5.0 V.

<sup>2)</sup> Not subject to production test, verified by design/characterization.

<sup>3)</sup> This represents an equivalent switched capacitance. This capacitance is not switched to the reference voltage at once. Instead of this, smaller capacitances are successively switched to the reference voltage.

The sampling capacity of the conversion C-Network is pre-charged to  $V_{AREF}/2$  before connecting the input to the C-Network. Because of the parasitic elements, the voltage measured at ANx is lower than  $V_{AREF}/2$ .






Figure 35 ADC Input Circuits

# 4.2.3.1 ADC Conversion Timing

Conversion time,  $t_C = t_{ADC} \times (1 + r \times (3 + n + STC))$ , where r = CTC + 2 for  $CTC = 00_B$ ,  $01_B$  or  $10_B$ , r = 32 for  $CTC = 11_B$ , CTC = Conversion Time Control (GLOBCTR.CTC), STC = Sample Time Control (INPCR0.STC), <math>n = 8 or 10 (for 8-bitand 10-bit conversion respectively),  $t_{ADC} = 1 / f_{ADC}$ 



# 4.2.4 Power Supply Current

Table 36 Power Supply Current Parameters (Operating Conditions apply;  $V_{\text{DDP}} = 5V \text{ range}$ )

Parameter	Symbol	Limit	Values	Unit	<b>Test Condition</b>
		typ. <sup>1)</sup>	max. <sup>2)</sup>		
V <sub>DDP</sub> = 5V Range					
Active Mode	$I_{DDP}$	22.6	24.5	mA	3)
Idle Mode	$I_{DDP}$	12.5	14	mA	4)
Active Mode with slow-down enabled	$I_{DDP}$	5.6	7.5	mA	5)
Idle Mode with slow-down enabled	$I_{DDP}$	5.1	7.2	mA	6)

<sup>1)</sup> The typical  $I_{\rm DDP}$  values are periodically measured at  $T_{\rm A}$  = + 25 °C and  $V_{\rm DDP}$  = 5.0 V.

Table 37 Power Down Current (Operating Conditions apply;  $V_{DDP}$  = 5V range)

Parameter	Symbol	Limit Values		Unit	Test Condition
		typ. <sup>1)</sup>	typ. <sup>1)</sup> max. <sup>2)</sup>		
$V_{DDP}$ = 5V Range					
Power-Down Mode <sup>3)</sup>	$I_{PDP}$	1	10	μΑ	$T_{A} = + 25  {}^{\circ}\text{C.}^{4)}$
_		-	35	μΑ	$T_{A} = +85  {}^{\circ}\text{C.}^{4)5)}$

<sup>&</sup>lt;sup>1)</sup> The typical  $I_{\rm PDP}$  values are measured at  $V_{\rm DDP}$  = 5.0 V.

The maximum  $I_{\rm DDP}$  values are measured under worst case conditions ( $T_{\rm A}$  = + 125 °C and  $V_{\rm DDP}$  = 5.5 V).

<sup>3)</sup> I<sub>DDP</sub> (active mode) is measured with: CPU clock and input clock to all peripherals running at 26.7 MHz(set by on-chip oscillator of 10 MHz and NDIV in PLL\_CON to 0010<sub>B</sub>), RESET = V<sub>DDP</sub>, no load on ports.

 $I_{DDP}$  (idle mode) is measured with: <u>CPU clock disabled</u>, watchdog timer disabled, input clock to all peripherals enabled and running at 26.7 MHz,  $\overline{RESET} = V_{DDP}$ , no load on ports.

 $I_{DDP}$  (active mode with slow-down mode) is measured with: <u>CPU</u> clock and input clock to all peripherals running at 833 KHz by setting CLKREL in CMCON to 0101<sub>B</sub>, RESET =  $V_{DDP}$ , no load on ports.

<sup>6)</sup> I<sub>DDP</sub> (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 833 KHz by setting CLKREL in CMCON to 0101<sub>B</sub>, RESET = V<sub>DDP</sub>, no load on ports.

<sup>&</sup>lt;sup>2)</sup> The maximum  $I_{PDP}$  values are measured at  $V_{DDP}$  = 5.5 V.

<sup>&</sup>lt;sup>3)</sup>  $I_{PDP}$  (power-down mode) has a maximum value of 200  $\mu$ A at  $T_A$  = + 125 °C.

<sup>&</sup>lt;sup>4)</sup>  $I_{PDP}$  (power-down mode) is measured with: RESET =  $V_{DDP}$ ,  $V_{AGND}$ =  $V_{SS}$ , RXD/INT0 =  $V_{DDP}$ ; rest of the ports are programmed to be input with either internal pull devices enabled or driven externally to ensure no floating inputs.

<sup>5)</sup> Not subject to production test, verified by design/characterization.



Table 38 Power Supply Current Parameters (Operating Conditions apply;  $V_{\rm DDP}$  = 3.3V range)

Parameter	Symbol	Limit	Values	Unit	<b>Test Condition</b>	
		typ. <sup>1)</sup>	typ. <sup>1)</sup> max. <sup>2)</sup>			
V <sub>DDP</sub> = 3.3V Range						
Active Mode	$I_{DDP}$	21.6	23.3	mA	3)	
Idle Mode	$I_{DDP}$	12	13.5	mA	4)	
Active Mode with slow-down enabled	$I_{DDP}$	5.7	7.3	mA	5)	
Idle Mode with slow-down enabled	$I_{DDP}$	5.4	6.9	mA	6)	

<sup>1)</sup> The typical  $I_{\rm DDP}$  values are periodically measured at  $T_{\rm A}$  = + 25 °C and  $V_{\rm DDP}$  = 3.3 V.

Table 39 Power Down Current (Operating Conditions apply;  $V_{\rm DDP}$  = 3.3V range )

Parameter	Symbol	Limit Values		Unit	Test Condition
		typ. <sup>1)</sup>	typ. <sup>1)</sup> max. <sup>2)</sup>		
$V_{DDP}$ = 3.3V Range	·				
Power-Down Mode <sup>3)</sup>	$I_{PDP}$	1	10	μΑ	$T_{A} = + 25  {}^{\circ}\text{C.}^{4)}$
		-	35	μΑ	$T_{A} = + 85  {}^{\circ}\text{C.}^{4)5)}$

<sup>1)</sup> The typical  $I_{PDP}$  values are measured at  $V_{DDP}$  = 3.3 V.

The maximum  $I_{\rm DDP}$  values are measured under worst case conditions ( $T_{\rm A}$  = + 125 °C and  $V_{\rm DDP}$  = 3.6 V).

IDDP (active mode) is measured with: CPU clock and input clock to all peripherals running at 26.7 MHz (set by on-chip oscillator of 10 MHz and NDIV in PLL\_CON to 0010<sub>B</sub>), RESET = VDDP, no load on ports.

<sup>4)</sup> I<sub>DDP</sub> (idle mode) is measured with: <u>CPU clock</u> disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 26.7 MHz, RESET = V<sub>DDP</sub>, no load on ports.

 $I_{\rm DDP}$  (active mode with slow-down mode) is measured with: <u>CPU</u> clock and input clock to all peripherals running at 833 KHz by setting CLKREL in CMCON to 0101<sub>B</sub>, RESET =  $V_{\rm DDP}$ , no load on ports.

<sup>6)</sup> I<sub>DDP</sub> (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enable and running at 833 KHz by setting CLKREL in CMCON to 0101<sub>B</sub>,, RESET = V<sub>DDP</sub>, no load on ports.

<sup>&</sup>lt;sup>2)</sup> The maximum  $I_{\rm PDP}$  values are measured at  $V_{\rm DDP}$  = 3.6 V.

<sup>&</sup>lt;sup>3)</sup>  $I_{PDP}$  (power-down mode) has a maximum value of 200  $\mu$ A at  $T_A$  = + 125 °C.

<sup>&</sup>lt;sup>4)</sup>  $I_{PDP}$  (power-down mode) is measured with:  $\overline{RESET} = V_{DDP}$ ,  $V_{AGND} = V_{SS}$ , RXD/INT0=  $V_{DDP}$ ; rest of the ports are programmed to be input with either internal pull devices enabled or driven externally to ensure no floating inputs.

<sup>5)</sup> Not subject to production test, verified by design/characterization.



### 4.3 AC Parameters

# 4.3.1 Testing Waveforms

The testing waveforms for rise/fall time, output delay and output high impedance are shown in Figure 36, Figure 37 and Figure 38.




Figure 36 Rise/Fall Time Parameters




Figure 37 Testing Waveform, Output Delay




Figure 38 Testing Waveform, Output High Impedance



# 4.3.2 Output Rise/Fall Times

Table 40 Output Rise/Fall Times Parameters (Operating Conditions apply)

			` •	•	,								
Symbol		Limit Values min. max.		_		_		_		_		Test Conditions	
	min.												
t <sub>R</sub> , t <sub>F</sub>	_	10	ns	20 pF. <sup>3)</sup>									
t <sub>R</sub> , t <sub>F</sub>	_	10	ns	20 pF. <sup>4)</sup>									
	t <sub>R</sub> , t <sub>F</sub>	t <sub>R</sub> , t <sub>F</sub>	Values           min.         max.           t <sub>R</sub> , t <sub>F</sub> -         10	Values min. max.  t <sub>R</sub> , t <sub>F</sub> – 10 ns	Values           min.         max.           t <sub>R</sub> , t <sub>F</sub> -         10         ns         20 pF. <sup>3)</sup>								

<sup>1)</sup> Rise/Fall time measurements are taken with 10% - 90% of the pad supply.

<sup>&</sup>lt;sup>4)</sup> Additional rise/fall time valid for  $C_L = 20pF - 100pF @ 0.225 ns/pF$ .




Figure 39 Rise/Fall Times Parameters

<sup>&</sup>lt;sup>2)</sup> Not all parameters are 100% tested, but are verified by design/characterization and test correlation.

<sup>&</sup>lt;sup>3)</sup> Additional rise/fall time valid for  $C_L$  = 20pF - 100pF @ 0.125 ns/pF.



# 4.3.3 Power-on Reset and PLL Timing




Figure 40 Power-on Reset Timing

Table 41 Power-On Reset and PLL Timing (Operating Conditions apply)

Parameter	Symbol	Limit Values			Unit	Test Conditions
		min.	typ.	max.		
Pad operating voltage	$V_{PAD}$ CC	2.3	_	_	V	
On-Chip Oscillator start-up time	t <sub>OSCST</sub> CC	_	_	500	ns	
Flash initialization time	t <sub>FINIT</sub> CC	_	160	_	μs	
RESET hold time <sup>1)</sup>	t <sub>RST</sub> SR	_	500	_	μs	$V_{\rm DDP}$ rise time $(10\% - 90\%) \le 500 \mu s$
PLL lock-in time	$t_{LOCK}CC$	_	_	200	μs	
PLL accumulated jitter	D <sub>P</sub>	_	_	0.7	ns	2)

<sup>1)</sup>  $\overline{\text{RESET}}$  signal has to be active (low) until  $V_{\text{DDC}}$  has reached 90% of its maximum value (typ. 2.5V).

<sup>&</sup>lt;sup>2)</sup> PLL lock at 80 MHz using a 4 MHz external oscillator. The PLL Divider settings are K = 2, N = 40 and P = 1.



# 4.3.4 On-Chip Oscillator Characteristics

 Table 42
 On-Chip Oscillator Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit Values			Unit	<b>Test Conditions</b>	
			min.	typ.	max.			
Nominal frequency	f <sub>NOM</sub>	CC	9.75	10	10.25	MHz	under nominal conditions <sup>1)</sup> after IFX-backend trimming	
Long term frequency deviation <sup>2)</sup>	$\Delta f_{LT}$	CC	-5.0	_	5.0	%	with respect to $f_{NOM}$ , over lifetime and temperature (-10°C to 85°C), for one device after trimming	
			-6	_	0	%	with respect to $f_{NOM}$ , over lifetime and temperature (-40°C to -10°C), for one device after trimming	
Short term frequency deviation	$\Delta f_{ST}$	CC	-1.0	_	1.0	%	with respect to $f_{NOM}$ , from <10 ms to 100 ms	

<sup>&</sup>lt;sup>1)</sup> Nominal condition:  $V_{DDC}$  = 2.5 V,  $T_A$  = + 25°C.

<sup>&</sup>lt;sup>2)</sup> Not all parameters are 100% tested, but are verified by design/characterization and test correlation.



# 4.3.5 JTAG Timing

Table 43 TCK Clock Timing (Operating Conditions apply;  $C_L = 50 \text{ pF}$ )

Parameter	Symb	Symbol		Limits	
			min	max	
TCK clock period	ock period $t_{TCK}SR$		50	_	ns
TCK high time	$t_1$ S	SR	20	_	ns
TCK low time	t <sub>2</sub> S	SR	20	_	ns
TCK clock rise time	<i>t</i> <sub>3</sub> S	SR	_	4	ns
TCK clock fall time	$t_4$ S	SR	_	4	ns




Figure 41 TCK Clock Timing



Table 44 JTAG Timing (Operating Conditions apply;  $C_L = 50 \text{ pF}$ )

Parameter		mbol	Limits		Unit
			min	max	
TMS setup to TCK	$t_1$	SR	8.0	_	ns
TMS hold to TCK _√	$t_2$	SR	5.0	_	ns
TDI setup to TCK _r	$t_1$	SR	11.0	_	ns
TDI hold to TCK <u>√</u>	$t_2$	SR	6.0	_	ns
TDO valid output from TCK ~_	<i>t</i> <sub>3</sub>	CC	_	23	ns
TDO high impedance to valid output from TCK ~_	<i>t</i> <sub>4</sub>	CC	_	26	ns
TDO valid output to high impedance from TCK ~_	<i>t</i> <sub>5</sub>	CC	_	18	ns




Figure 42 JTAG Timing




# 4.3.6 SSC Master Mode Timing

Table 45 SSC Master Mode Timing (Operating Conditions apply;  $C_L = 50 \text{ pF}$ )

Parameter	Syı	mbol	Limit	Unit	
			min.	max.	
SCLK clock period	$t_0$	CC	2*T <sub>SSC</sub> 1)	_	ns
MTSR delay from SCLK ∡	$t_1$	CC	0	8	ns
MRST setup to SCLK 🔏	$t_2$	SR	22	_	ns
MRST hold from SCLK 🔍	$t_3$	SR	0	_	ns

<sup>&</sup>lt;sup>1)</sup>  $T_{SSCmin} = T_{CPU} = 1/f_{CPU}$ . When  $f_{CPU} = 26.7$ MHz,  $t_0 = 74.9$ ns.  $T_{CPU}$  is the CPU clock period.



**SSC Master Mode Timing** 



# 5 Package and Reliability

# 5.1 Package Parameters (PG-TSSOP-20)

Table 46 provides the thermal characteristics of the package.

Table 46 Thermal Characteristics of the Package

	_						
Parameter	Symbol	Limi	t Values	Unit	Notes		
		Min.	Max.				
Thermal resistance junction case top <sup>1)</sup>	R <sub>TJCT</sub> CC	_	28.5	K/W	-		
Thermal resistance junction case bottom <sup>1)</sup>	R <sub>TJCB</sub> CC	_	43.7	K/W	-		

The top and bottom thermal resistances between the case and the ambient (R<sub>TCAT</sub>, R<sub>TCAB</sub>) are to be combined with the thermal resistances between the junction and the case given above (R<sub>TJCT</sub>, R<sub>TJCB</sub>), in order to calculate the total thermal resistance between the junction and the ambient (R<sub>TJA</sub>). The thermal resistances between the case and the ambient (R<sub>TCAT</sub>, R<sub>TCAB</sub>) depend on the external system (PCB, case) characteristics, and are under user responsibility.

The junction temperature can be calculated using the following equation:  $T_J = T_A + R_{TJA} \times P_D$ , where the  $R_{TJA}$  is the total thermal resistance between the junction and the ambient. This total junction ambient resistance  $R_{TJA}$  can be obtained from the upper four partial thermal resistances, by

a) simply adding only the two bottom thermal resistances (junction case bottom and case ambient bottom), or

b) by taking all four resistances into account,

depending on the precision needed.



# 5.2 Package Outline




Figure 43 PG-TSSOP-20 Package Outline



# 5.3 Quality Declaration

Table 47 shows the characteristics of the quality parameters in the XC864.

**Table 47 Quality Parameters** 

Parameter	Symbol	Limit \	<b>Values</b>	Unit	Notes	
		Min.	Max.			
ESD susceptibility according to Human Body Model (HBM)	<i>V</i> <sub>НВМ</sub>	-	2000	V	Conforming to EIA/JESD22- A114-B	
ESD susceptibility according to Charged Device Model (CDM) pins	V <sub>CDM</sub>	_	500	V	Conforming to JESD22-C101-C	



www.infineon.com

Published by Infineon Technologies AG