3-channel switching regulator controller BA9706K

The BA9706K is a 3-channel switching regulator controller that uses a pulse width modulation (PWM) system. Channels 1 and 2 are designed for driving PNP transistors, and channel 3 is designed for driving NPN transistors.

Applications

DC-DC converters in camcoders, notebook computers, and word processors

Features

- Reference voltage precision is ±1%; output stages are based on the push-pull method (resembling the totem-pole method), and ON/OFF currents can be set independently.
- 2) Timer latch circuit protects the IC against short-circuiting.
- Pins allow ON/OFF control of channel 3 only, or all channels at once.
- 3 to allow various applications.

Undervoltage lockout (UVLO) circuit is built in.

5) Dead timer controller is included in channels 1 and

Absolute maximum ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit V mW °C	
Power supply voltage	Vcc	20		
Power dissipation	Pd	400*		
Operating temperature	Topr	-25~75		
Storage temperature	Tstg	-55~125	r	

* Reduce power by 4 mW for each degree above 25°C.

Recommended operating conditions

Parameter	Symbol	Limits	Unit	
Operating power supply voltage	Vcc	3.6~18*1	v	

*1 Should not exceed the Pd-value.

274

78289990018479721 🔳

ROH

BA9706K

Block diagram



78289990018480 443 🔳

ROHM

Pin descrip

Pin No. 1 2

з

8

9

10

11

12

19

20

21

22

23

24

25

26

Pin name	Function						
IN2 ⁺	Channel 2 error amplifier non-inverted input pin						
IN2 ⁻	Channel 2 error amplifier inverted input pin						
FB2	Channel 2 error amplifier output pin; gain setting and phase compensation are controlled by connecting a resistor and capacitor between this pin and the IN2 ⁻ pin						
OY2	Channel 2 output transistor off current setting pin;						
OX2	 off current of the output transistor is set by connecting a capacitor between the OX2 and OY2 pins 						
OY1	Channel 1 output transistor off current setting pin;						
OX1	off current of the output transistor is set by connecting a capacitor between the OX1 and OY1 pins						
VE2	Channel 2 output current setting pin; output current of the OUT2 pin is set by connecting a resistor between this pin and GND						
OUT2	Channel 2 output pin						
DTC1	Channel 1 rest period setting pin; the rest period of channel 1 is set by dividing the VREF pin voltage with external resistors; a soft start is possible by connecting a capacitor between this pin and VREF						
OUT1	Channel 1 output pin						
VE1	Channel 1 output current setting pin; output current of the OUT1 pin is set by connecting a resistor between this pin and GND						
GND	Ground pin (0 V)						
VCC1, 2, 3	Output drive power supply pin						
OUT3	Channel 3 output pin						
VE3	Channel 3 output current setting pin; output current of OUT3 is set by connecting a resistor between this pin and GND						
ОХЗ	Channel 3 output transistor off current setting pin; off current of the output						
OY3	transistor is set by connecting a capacitor between the OX3 and OY3 pins						
	Channel 3 rest period setting pin; the rest period of channel 3 is set by						

dividing the VREF pin voltage with external resistors; a soft start is DTC3 possible by connecting a capacitor between this pin and VREF Channel 3 error amplifier output pin; g FB3 ain setting and phase compensation are controlled by connecting a resistor and capacitor between this pin and the IN3 pin IN3⁻ Channel 3 error amplifier inverted input pin **IN3+** Channel 3 error amplifier non-inverted input pin Channel 3 ON/OFF pin; channel 3 operates when the pin is HIGH level, and CTL2 ceases operation at LOW level; this pin is valid when CTL1 is LOW level

Standby mode selection pin; reference voltage and all channel operations CTL1 stop at HIGH level, and all channels operate at LOW level Vcc Power supply pin VREF Reference voltage output pin; 2.48 V (typical)

7828999 OO18481 38T 🎟

ROHM

This Material Copyrighted By Its Respective Manufacturer

BA9706K

<u>I</u> Cs
legulator
ш

ors
lat
Regu
ğ
itchi
ŝ

Pin No.	Pin name	Function							
27	СТ	Pin for connecting a frequency setting capacitor in the triangular wave oscillation circuit; triangular wave oscillation frequency is set by connecting a capacitor between this pin and GND							
28	RT	Pin for connecting a frequency setting resistor in the short-circuit oscillation circuit; triangular wave oscillation frequency is set by connecting a resistor between this pin and GND							
29	SCP	Pin for connecting a time-constant setting capacitor in the short-circuit protection circuit; time constant for the timer-latched, short-circuit protection circuit is set by connecting a capacitor between this pin and GND							
30	IN1+	Channel 1 error amplifier non-inverted input pin							
31	IN1	Channel 1 error amplifier inverted input pin							
32	FB1	Channel 1 error amplifier output pin; gain setting and phase compensation are controlled by connecting a resistor and capacitor between this pin and the IN1 pin							

Equivalent circuit

(OUT1)



(OUT2)



M 7828999 0018482 216 M

ROHM

78289990018483 152 **FM**

Electrical characteristics (Unless otherwise noted, Ta=25°C and Vcc=6.0V) *CT=330P. BT=5.1kQ Conditions Parameter Symbol Min. Typ. Max. Unit [Total device] 4.5 7.0 When output is OFF Average current cumsumption mΑ lcc 6 11 Standby current cumsumption Iste _ μA [Reference voltage section] VREF v 2.435 2.460 2.485 IREF=-0.7mA Output voltage -4 -10 m٧ Vcc=3.6→18V Line regulation DVL1 Load regulation 1 0.5 m٧ IREF=-0.1→-1mA DVL01 4 10 m٧ IREF=-0.1→-10mA Load regulation 2 DvLo2 5 [Triangular wave oscillation section] 514 kHz CT=330pF, RT=5.1kQ Oscillation frequency 1 fosc1 CT=330pF, RT=551kΩ, % Frequency variation 1 (Vcc) DFVC1 -1 1 Vcc=3.6→18V ٧ Oscillation waveform upper limit voltage 1 1.89 1.99 2.09 CT=330pF, RT=5.1kΩ Vosh1 Oscillation waveform lower limit voltage 1 VOSL1 1.34 1.46 1.56 v CT=330pF, RT=5.1kΩ Oscillation frequency 2 790 _ kHz CT=180pF, RT=5.1kΩ fosc₂ CT=180pF, RT=5.1kΩ, % --1 Frequency variation 2 (Vcc) 1 DFVC2 Vcc=3.6→18V CT=180pF, RT=5.1kΩ Oscillation waveform upper limit voltage 2 1.91 2.01 2.11 v Vosh2 Oscillation waveform lower limit voltage 2 VosL2 1.33 1.43 1.53 v CT=180pF, RT=5.1kΩ [Error amplifier section] 2 Input offset voltage Vio _ 6 m٧ 2 30 nA Input offset current lıo _ 40 100 nA Input bias current **BIAS** ----v Maximum input voltage Vсм 1.6 _ 78 60 dB Open loop gain Αv CMRR dB Common mode rejection ratio 60 90 VREF-0.3 2.41 ٧ Maximum output voltage + Vom+ Maximum output voltage -760 900 mV Vом-Output sink current юм+ 2.0 2.4 _ mA VFB=1.6V -60-88 μA VFB=1.6V Output source current юм--[PWM comparator section] 1.89 1.99 2.09 v Duty ratio = 0% Input threshold voltage 1 νтο * 1.34 1.46 1.56 v Duty ratio = 100% Input threshold voltage 2 VT100 * [Dead time control section] 2.09 ٧ Duty ratio = 0% (channel 3) Input threshold voltage 1 VDO 1.89 1.99 v Duty ratio = 100% (channel 3) * 1.34 1.46 1.56 Input threshold voltage 2 VD100 0.40 0.84 VDTC=2.0V Input bias current ЮВ ----μA Source current when Channel 3 is OFF -100-420 μA VDTC=1.5V DOF3 Latch mode source current **I**DLM -230μA VDTC=1.5V [Protection circuit section] v Input threshold voltage 1.72 1.86 2.00 Vτι Input standby voltage Vsтв _ 23 80 m٧ 21 80 m٧ Input latch voltage VLT Input source current ISCP 1.1 2.2 3.1 μA Comparator threshold voltage 1.16 1.25 1.34 v Vтс [Output section] RE1=RE2=33 Q VCC1, 2=6V OUT1,2 sink current l012 10 20 30 mA -6 -12 -18 RE3=2.7kΩ Vcc3=6V OUT3 source current юз mA

278

rohm

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Control section						<u>.</u>
CTL1 ON condition	Von1	3.2			v –	· · · · · · · · · · · · · · · · · · ·
CTL1 OFF condition	VOFF1	_	_	2.8	V	
CTL1 pin current	ICTL1	30	70	110	μA	
CTL2 ON condition	Von2	2	_	_	ý V	Operating mode
CTL2 OFF condition	VOFF2	_	_	1	V	Operating mode
TL2 pin current	ICTL2	30	70	110	μA	Operating mode, VcTL2=5V
U.V.L.O circuit section]						
hreshold voltage (VREF)	VUTR	1.85	2.0	2.15	v	
hreshold voltage (Vcc)	Vuтc	2.6	2.8	3.0	v	

Electrical observatoriation (Units

Guaranteed electrical characteristics (Unless otherwise noted, $Ta=25^{\circ}C$ and Vcc=6.0V)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
OUT1, 2 source current	l012	-	-50	_	mA	Co=1000pF
OUT 3 sink current	los	—	50	-	mA	Co=1000pF

Circuit operation

1) Voltage regulator (reference power supply section) Using the power supply voltage fed from Vcc (pin 25), the voltage regulator provides a reference voltage stabilized at 2.5V as the IC internal circuit operating voltage. This voltage is also output from VREF (pin 26). By setting CTL1 (pin 24) to HIGH, the VREF output can be turned OFF and the whole IC can be put in a standby state.

2) Triangular wave oscillator

This circuit emits triangular waves to the PWM comparator. A triangular wave is generated by charging and discharging the timing capacitor connected to CT (pin 27), at a set current value determined by the RT (pin 28) resistor.

Standard ranges for CT- and RT-values $RT: 5.1k\Omega \sim 100k\Omega$ CT: 100pF~0.22 µ F



Vcc VREF

VREF pin I/O equivalent circuit

Triangle oscillator I/O equivalent circuit

7828999 0018484 099 📰

3) Error amplifier

Output voltage is detected by returning the final output stage (load side) of the switching regulator to one input of the amplifier, and providing the reference voltage (VREF) divided by resistors to the other input.

You can set the loop gain arbitrarily by connecting a feedback resistor between the FB and IN⁻ pins. We normally recommend using an AC error amplifier feed-



Error AMP I/O equivalent circuit

4) Timer-latched, short-circuit protection circuit

This circuit prevents the occurrence of excess load in the final output stage of the switching regulator. Q1 turns OFF when FB is below 1/2VREF (1.25V), and the charging of the external capacitor connected to SCP (pin 29) starts with a constant current of lscp = $2.2 \,\mu$ A. This state continues until the voltage increases to the level at which Q3 turns ON (V_{LT} = 1.8V) to set the latch. As a result, the output stage turns OFF and DTC3 (pin 19) switches to HIGH. Furthermore, the capacitor disback system consisting of a capacitor and resistor. Note that the channel-3 error amplifier can be turned

OFF separately by setting CLT2 (pin 23) to LOW; the channel-3 error amplifier turns OFF as a result. Because DTC3 (pin 19) is reset to HIGH at the same time, the soft start mode is reactivated (see also the "PWM comparator" section).

Note: that CTL1 and CTL2 have opposite logic characteristics.





charges when Q2 turns ON.

This protection state can be reset, once the CLT1 or V_{CC} pin is turned OFF. The timer can be set arbitrarily by changing the capacitance of the capacitor connected to the SCP pin, so that erroneous operations resulting from power rising or transitional load variation can be avoided.

Time setting of timer latch $T = V_{LT}C/(S)$



Protector equivalent circuit

5) Pulse width modulation comparator

The FB, DTC1 (channel 1), and DTC3 (channel 3) pins are for inverted input, and the CT pin is for non-inverted input. The output transistor (OUT pin) turns on when the triangular wave voltage (CT pin) is higher than both the error voltage (FB pin) and the dead-time control voltage (DTC3 pin). Therefore, the rest period can be adjusted by setting the dead time control voltage between the lower and upper limits (VosL and VosH) of oscillation waveform voltage, by using the reference voltage (VREF) divided by resistors. Also, a soft start when turning on the power is possible by connecting a capacitor between the reference voltage pin and each of the DTC1 and DTC3 pins. In step-up and fly-back applications, the dead time control voltage is generally set to a value that results in a duty ratio of about 50%.



PWM comparator I/O equivalent circuit

7) Channel 3 output stage

Though the totem-pole output is employed, a flyback / step-up output application can be compactly configured. On current is set as a constant and off current is set by a time constant, so that direct operation of NPN transistors is possible. Each output current is set by a resistor connected to VE3 (pin 16) and a capacitor connected between CX3 (pin 17) and CY3 (pin 18).

On current is nearly equal to 30/R (A) Off current is nearly proportional to C

6) Channels 1 and 2 output stages

Though the totem-pole output is employed, a stepdown output application can be compactly configured. On current is set as a constant and Off current is set by a time constant, so that direct operation of PNP transistors is possible. Each output current is set by a resistor connected to the VE pin and a capacitor connected between the CX and CY pins.

On current is nearly equal to 0.7/R (A) Off current is nearly proportional to C

CX CY Off Current Regulator

Output stage CH1, 2 equivalent circuit



782899900018486961 🛲

ROHM

Precautions for use

- 1) Make sure to use a voltage less than the maximum rating. An excessive voltage input can cause damage to the IC.
- The error amplifier output (FB pin) of any unused channel is set to HIGH, by connecting the IN⁺ and IN⁻ input pins to VREF and GND, respectively.
- 3) Make sure that the sum of the consumed power at each output plus the power dissipated due to the bias current does not exceed the total power dissipation of the IC.
- 4) Caution is required regarding electromagnetic interference in the switching regulator, because the control transistor functions as a switch. Practically, there will be no problem if proper caution is taken in grounding, wiring, and shielding.

Electrical characteristic curves





ig.3 Triangle oscillation frequency vs. timing resistance



Fig.6 Triangle oscillation frequency variation vs. timing capacitance

Switching Regulators





Measurement circuit

Application example



This Material Copyrighted By Its Respective Manufacturer

284

External dimensions (Units: mm)



M 7828999 0018489 670 M

ROHM

This Material Copyrighted By Its Respective Manufacturer