Features

- Programmable 16, 777, 216 x 1-bit Serial Memories Designed to Store Configuration
 Programs for Field Programmable Gate Arrays (FPGAs)
- 3.3V Output Capability
- 5V Tolerant I/O Pins
- Program Support using the Atmel ATDH2200E System or Industry Third-party Programmers
- In-System Programmable (ISP) via 2-wire Bus
- Simple Interface to SRAM FPGAs
- Compatible with Atmel AT40K and AT94K Devices, Altera® FLEX®, Excalibur™, Stratix®, Cyclone™ and APEX™ Devices
- Cascadable Read-back to Support Additional Configurations or Higher-density Arrays
- Low-power CMOS FLASH Process
- Available in 8-lead LAP and 20-lead PLCC Packages
- Emulation of Atmel's AT24CXXX Serial EEPROMs
- Low-power Standby Mode
- Single Device Capable of Holding 4 Bit Stream Files Allowing Simple System Reconfiguration
- Fast Serial Download Speeds up to 33 MHz
- Endurance: 10,000 Write Cycles Typical
- Green (Pb/Halide-free/RoHS Compliant) Packages

1. Description

The AT17FxxA Series of In-System Programmable Configuration PROMs (Configurators) provide an easy-to-use, cost-effective configuration memory for Field Programmable Gate Arrays. The AT17FxxA Series device is packaged in the 8-lead LAP and 20-lead PLCC, see Table 1-1. The AT17FxxA Series Configurator uses a simple serial-access procedure to configure one or more FPGA devices.

The AT17FxxA Series Configurators can be programmed with industry-standard programmers, Atmel's ATDH2200E Programming Kit or Atmel's ATDH2225 ISP Cable.

Table 1-1. AT17FxxA Series Packages

Package	AT17F16A
8-lead LAP	Yes
20-lead PLCC	Yes



FPGA Configuration Flash Memory


AT17F16A






2. Pin Configuration


8-lead LAP



20-lead PLCC



3. Block Diagram



4. Device Description

The control signals for the configuration memory device (nCS, RESET/OE and DCLK) interface directly with the FPGA device control signals. All FPGA devices can control the entire configuration process and retrieve data from the configuration device without requiring an external intelligent controller.

The RESET/OE and nCS pins control the tri-state buffer on the DATA output pin and enable the address counter. When RESET/OE is driven Low, the configuration device resets its address counter and tri-states its DATA pin. The nCS pin also controls the output of the AT17FxxA Series Configurator. If nCS is held High after the RESET/OE reset pulse, the counter is disabled and the DATA output pin is tri-stated. When OE is subsequently driven High, the counter and the DATA output pin are enabled. When RESET/OE is driven Low again, the address counter is reset and the DATA output pin is tri-stated, regardless of the state of nCS.

When the configurator has driven out all of its data and nCASC is driven Low, the device tristates the DATA pin to avoid contention with other configurators. Upon power-up, the address counter is automatically reset.





5. Pin Description

Table 5-1. Pin Description

		AT17F16A	
Name	I/O	8 LAP	20 PLCC
DATA	I/O	1	2
DCLK	I/O	2	4
PAGE_EN	I	_	16
PAGESEL0	I	_	11
PAGESEL1	I	_	7
RESET/OE	I	3	8
nCS	I	4	9
GND	-	5	10
nCASC	0		10
A2	I	6	12
READY	0	_	15
SER_EN	I	7	18
V _{CC}	-	8	20

5.1 DATA⁽¹⁾

Three-state DATA output for FPGA configuration. Open-collector bi-directional pin for configuration programming.

5.2 DCLK⁽¹⁾

Three-state clock. Functions as an input when the Configurator is in programming mode (i.e., SER_EN is Low) and as an output during FPGA configuration.

5.3 **PAGE_EN**⁽²⁾

Input used to enable page download mode. When PAGE_EN is high the configuration download address space is partitioned into 4 equal pages. This gives users the ability to easily store and retrieve multiple configuration bitstreams from a single configuration device. This input works in conjunction with the PAGESEL inputs. PAGE_EN must remain low if paging is not desired. When \$\overline{SER_EN}\$ is Low (ISP mode) this pin has no effect.

Notes: 1. This pin has an internal 20 k Ω pull-up resistor.

2. This pin has an internal 30 k Ω pull-down resistor.

5.4 PAGESEL[1:0]⁽²⁾

Page select inputs. Used to determine which of the 4 memory pages are targeted during a serial configuration download. The address space for each of the pages is shown in Table 5-2. When SER EN is Low (ISP mode) these pins have no effect.

Table 5-2.Address Space

Paging Decodes	AT17F16A (16 Mbits)
PAGESEL = 00, PAGE_EN = 1	00000 – 3FFFFh
PAGESEL = 01, PAGE_EN = 1	40000 – 7FFFFh
PAGESEL = 10, PAGE_EN = 1	80000 – BFFFFh
PAGESEL = 11, PAGE_EN = 1	C0000 – FFFFFh
PAGESEL = XX, PAGE_EN = 0	00000 – FFFFFh

$\overline{RESET}/OE^{(1)}$

Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low level on RESET/OE resets both the address and bit counters. A High level (with nCS Low) enables the data output driver.

5.6 nCS⁽¹⁾

Chip Enable input (active Low). A Low level (with OE High) allows DCLK to increment the address counter and enables the data output driver. A High level on nCS disables both the address and bit counters and forces the device into a low-power standby mode. Note that this pin will *not* enable/disable the device in the 2-wire Serial Programming mode (SER_EN Low).

5.7 **GND**

Ground pin. A 0.2 μF decoupling capacitor between V_{CC} and GND is recommended.

5.8 nCASC

Cascade Select Output (when SER_EN is High). This output goes Low when the internal address counter has reached its maximum value. If the PAGE_EN input is set High, the maximum value is the highest address in the selected partition. The PAGESEL[1:0] inputs are used to make the 4 partition selections. If the PAGE_EN input is set Low, the device is not partitioned and the address maximum value is the highest address in the device, see Table 5-2 on page 5. In a daisy chain of AT17FxxA Series devices, the nCASC pin of one device must be connected to the nCS input of the next device in the chain. It will stay Low as long as nCS is Low and OE is High. It will then follow nCS until OE goes Low; thereafter, nCASC will stay High until the entire EEPROM is read again.

Notes: 1. This pin has an internal 20 $k\Omega$ pull-up resistor.

2. This pin has an internal 30 $k\Omega\,\text{pull-down}$ resistor.





5.9 A2⁽¹⁾

Device selection input, (when $\overline{SER_EN}$ Low). The input is used to enable (or chip select) the device during programming (i.e., when $\overline{SER_EN}$ is Low). Refer to the AT17FxxA Programming Specification available on the Atmel web site (www.atmel.com) for additional details.

5.10 READY

Open collector reset state indicator. Driven Low during power-up reset, released when power-up is complete. (Recommended 4.7 $k\Omega$ pull-up on this pin if used.)

5.11 **SER_EN**⁽¹⁾

The serial enable input must remain High during FPGA configuration operations. Bringing $\overline{\text{SER}_\text{EN}}$ Low enables the 2-Wire Serial Programming Mode. For non-ISP applications, $\overline{\text{SER}_\text{EN}}$ should be tied to V_{CC} .

5.12 V_{CC}

+3.3V (±10%).

Notes: 1. This pin has an internal 20 $k\Omega$ pull-up resistor.

2. This pin has an internal 30 k Ω pull-down resistor.

6. FPGA Master Serial Mode Summary

The I/O and logic functions of any SRAM-based FPGA are established by a configuration program. The program is loaded either automatically upon power-up, or on command, depending on the state of the FPGA mode pins. In Master mode, the FPGA automatically loads the configuration program from an external memory. The AT17FxxA Serial Configuration PROM has been designed for compatibility with the Master Serial mode.

This document discusses the configurator used in Altera applications.

7. Control of Configuration

Most connections between the FPGA device and the AT17FxxA Serial Configurator PROM are simple and self-explanatory.

- The DATA output of the AT17FxxA Series Configurator drives DIN of the FPGA devices.
- The DCLK output of the AT17FxxA device drives the DCLK input data of the FPGA.
- The nCASC output of a AT17FxxA Series Configurator drives the nCS input of the next Configurator in a cascade chain of configurator devices.
- SER_EN must be at logic High level (internal pull-up resistor provided) except during ISP.
- The READY pin is available as an open-collector indicator of the device's reset status; it is
 driven Low while the device is in its power-on reset cycle and released (tri-stated) when the
 cycle is complete.
- PAGE_EN must REMAIN Low if download paging is not desired. If paging is desired,
 PAGE_EN must be High and the PAGESEL pins must be set to High or Low such that the desired page is selected, see Table 5-2 on page 5.

8. Cascading Serial Configuration Devices

For multiple FPGAs configured as a daisy-chain, or for FPGAs requiring larger configuration memories, cascaded configurators provide additional memory.

After the last bit from the first configurator is read, the clock signal to the configurator asserts its nCASC output Low and disables its DATA line driver. The second configurator recognizes the Low level on its nCS input and enables its DATA output.

After configuration is complete, the address counters of all cascaded configurators are reset if the RESET/OE on each configurator is driven to its active (Low) level.

If the address counters are not to be reset upon completion, then the $\overline{\text{RESET}}/\text{OE}$ input can be tied to its inactive (High) level.

9. Programming Mode

The programming mode is entered by bringing \overline{SER}_{EN} Low. In this mode the chip can be programmed by the 2-wire serial bus. The programming is done at V_{CC} supply only. Programming super voltages are generated inside the chip. The AT17FxxA parts are read/write at 3.3V nominal. Refer to the AT17FxxA Programming Specification available on the Atmel web site (www.atmel.com) for more programming details. AT17FxxA devices are supported by the Atmel ATDH2200 programming system along with many third party programmers.





10. Standby Mode

The AT17FxxA Series Configurator enter a low-power standby mode whenever SER_EN is High and nCS is asserted High. In this mode, the AT17FxxA Configurator typically consumes less than 1 mA of current at 3.3V. The output remains in a high-impedance state regardless of the state of the OE input.

11. Absolute Maximum Ratings*

Operating Temperature40° C to +85° C
Storage Temperature65° C to +150° C
Voltage on Any Pin with Respect to Ground0.5V to V _{CC} +0.5V
Supply Voltage (V _{CC})0.5V to +4.0V
Maximum Soldering Temp. (10 sec. @ 1/16 in.) 260° C
ESD (R _{ZAP} = 1.5K, C _{ZAP} = 100 pF)2000V

*NOTICE:

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those listed under operating conditions is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability.


12. Operating Conditions

			AT17FxxA Series Configurator		
Symbol	Description		Min	Max	Units
,	Commercial	Supply voltage relative to GND -0°C to +70°C	2.97	3.63	V
V _{cc}	Industrial	Supply voltage relative to GND -40°C to +85°C	2.97	3.63	V


13. DC Characteristics

	ol Description		AT17	F16A	
Symbol			Min	Max	Units
V _{IH}	High-level Input Voltage		2.0	V _{CC}	V
V_{IL}	Low-level Input Voltage		0	0.8	V
V _{OH}	High-level Output Voltage (I _{OH} = -2.5 mA)	Commoraial	2.4		V
V_{OL}	Low-level Output Voltage (I _{OL} = +3 mA)	Commercial		0.4	V
V _{OH}	High-level Output Voltage (I _{OH} = -2 mA)	lia ali catoria l	2.4		V
V _{OL}	Low-level Output Voltage (I _{OL} = +3 mA)	Industrial		0.4	V
I _{CCA}	Supply Current, Active Mode at Freq. Max.			50	mA
IL	Input or Output Leakage Current (V _{IN} = V _{CC} or GN	ND)	-10	10	μA
		Commercial		3	mA
Iccs	Supply Current, Standby Mode	Industrial		3	mA

14. AC Characteristics



15. AC Characteristics when Cascading







16. AC Characteristics

				AT17F16A		
Symbol	Description		Min	Тур	Max	Units
- (2)	05. 0. 0.	Commercial			50	ns
T _{OE} ⁽²⁾	OE to Data Delay	Industrial ⁽¹⁾			55	ns
T (2)	r 00 to Data Dalay	Commercial			55	ns
T _{CE} ⁽²⁾	nCS to Data Delay	Industrial ⁽¹⁾			60	ns
T (2)	DOLKA- Data Dalam	Commercial			30	ns
T _{CAC} ⁽²⁾	DCLK to Data Delay	Industrial ⁽¹⁾			30	ns
_	D	Commercial	0			ns
T _{OH}	Data Hold from nCS, OE, or DCLK	Industrial ⁽¹⁾	0			ns
T (3)	# 00 - # 05 to Dots 51- to Dolor	Commercial			15	ns
T _{DF} ⁽³⁾	nCS or OE to Data Float Delay	Industrial ⁽¹⁾			15	ns
_	DCLK Low Time	Commercial	15			ns
T_LC		Industrial ⁽¹⁾	15			ns
_	DOLK High Time	Commercial	15			ns
T _{HC}	DCLK High Time	Industrial ⁽¹⁾	15			ns
т	nCS Setup Time to DCLK	Commercial	20			ns
T _{SCE}	(to guarantee proper counting)	Industrial ⁽¹⁾	25			ns
_	nCS Hold Time from DCLK	Commercial	0			ns
T _{HCE}	(to guarantee proper counting)	Industrial ⁽¹⁾	0			ns
_	RESET/OE Low Time	Commercial	20			ns
T _{HOE}	(guarantees counter is reset)	Industrial ⁽¹⁾	20			ns
_	Maximum Input Clock Frequency	Commercial			10	MHz
F _{MAX}	SEREN = 0 (in 2-wire mode)	Industrial ⁽¹⁾			10	MHz
т	Muita Cuala Tima (4)	Commercial		12		μs
T_{WR}	Write Cycle Time ⁽⁴⁾	Industrial ⁽¹⁾		12		μs
_	Franc Cuala Time (4)	Commercial		25		s
T _{EC}	Erase Cycle Time ⁽⁴⁾	Industrial ⁽¹⁾		25		s

- Notes: 1. Preliminary specifications for military operating range only.
 - 2. AC test lead = 50 pF.
 - 3. Float delays are measured with 5 pF AC loads. Transition is measured ±200 mV from steady-state active levels.
 - 4. See the AT17FxxA Programming Specification for procedural information.
 - 5. Times given are per byte typical.

16.1 AC Characteristics When Cascading

			AT17F16A		
Symbol	Description		Min	Max	Units
- (3)	DOLK to Doto Floot Dolov	Commercial	_	50	ns
T _{CDF} ⁽³⁾	DCLK to Data Float Delay	Industrial	_	50	ns
T _{OCK} ⁽²⁾	DCLK to nCASC Delay	Commercial	_	50	ns
		Industrial	_	55	ns
T _{OCE} ⁽²⁾	nCS to nCASC Delay	Commercial	_	35	ns
		Industrial	_	40	ns
T _{OOE} ⁽²⁾		Commercial	_	35	ns
	RESET/OE to nCASC Delay	Industrial	_	35	ns

Notes: 1. AC test lead = 50 pF.

2. Float delays are measured with 5 pF AC loads. Transition is measured \pm 200 mV from steady-state active levels.

17. Thermal Resistance Coefficients

Package Type			AT17F16A
OCN4	Leadless Away Poekage (LAD)	θ _{JC} [° C/W]	_
8CN4 Leadless Array Package (LAP)	Leadless Array Package (LAP)	θ _{JA} [° C/W]	_
COL Pleatin Leaded Ohio Coming (PLOC)		θ _{JC} [° C/W]	-
20J	Plastic Leaded Chip Carrier (PLCC)	θ _{JA} [° C/W] ⁽¹⁾	-

Note: 1. Airflow = 0 ft/min.





18. Green Package Options (Pb/Halide-free/RoHS Compliant)


Memory Size	Ordering Code	Package ⁽¹⁾	Operation Range
16 Mbit	AT17F16A-30CU	8CN4-8 LAP	Industrial
16-Mbit	AT17F16A-30JU	20J-20 PLCC	(-40° C to 85° C)

Notes: 1. For the -30JC and -30JI packages, customers may migrate to the AT17F16A-30JU.


Package Type			
8CN4	8-lead 6 mm x 6 mm x 1.04 mm. Leadless Array Package (LAP)		
20J	20-lead, Plastic J-leaded Chip Carrier (PLCC)		

19. Packaging Information


19.1 8CN4-LAP



Top View



Side View



Note: 1. Metal Pad Dimensions.

All exposed metal area shall have the following finished platings.
 Ni: 0.0005 to 0.015 mm
 Au: 0.0005 to 0.001 mm

COMMON DIMENSIONS (Unit of Measure = mm)

MIN	NOM	MAX	NOTE
0.94	1.04	1.14	
0.30	0.34	0.38	
0.45	0.50	0.55	1
5.89	5.99	6.09	
5.89	5.99	6.09	
0.95	1.00	1.05	1
1.25	1.30	1.35	1
	0.94 0.30 0.45 5.89 5.89	0.94 1.04 0.30 0.34 0.45 0.50 5.89 5.99 5.89 5.99 1.27 BSC 1.10 REF	0.94 1.04 1.14 0.30 0.34 0.38 0.45 0.50 0.55 5.89 5.99 6.09 5.89 5.99 6.09 1.27 BSC 1.10 REF 0.95 1.00 1.05

2/15/08 **REV.**



Package Drawing Contact: packagedrawings@atmel.com

TITLE 8CN4, 8-lead (6 x 6 x 1.04 mm Body),
Lead Pitch 1.27mm,
Leadless Array Package (LAP)

GPC	DR/
DMH	


DRAWING NO. 8CN4








19.2 20J - PLCC





COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	4.191	_	4.572	
A1	2.286	_	3.048	
A2	0.508		-	
D	9.779		10.033	
D1	8.890	_	9.042	Note 2
Е	9.779		10.033	
E1	8.890	_	9.042	Note 2
D2/E2	7.366		8.382	
В	0.660	_	0.813	
B1	0.330	_	0.533	
е	1.270 TYP			

Notes:

- 1. This package conforms to JEDEC reference MS-018, Variation AA.
- Dimensions D1 and E1 do not include mold protrusion.
 Allowable protrusion is .010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
- 3. Lead coplanarity is 0.004" (0.102 mm) maximum.

10/04/01

		TITLE	DRAWING NO.	REV.
<u>AIMEL</u>	2325 Orchard Parkway San Jose, CA 95131	20J, 20-lead, Plastic J-leaded Chip Carrier (PLCC)	20J	В

20. Revision History

Revision Level – Release Date	History
C – March 2006	Added last-time buy for AT17F16A-30CC and AT17F16A-30Cl.
D – August 2007	Removed -30CC and -30Cl devices from ordering information. Announced last-time buy for -30JC and -30JI devices.
E – Feb. 2008	Removed -30JC and 30JI devices from ordering information.





Headquarters

Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe

Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-

Yvelines Cedex France

Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site

www.atmel.com

Technical Support

configurator@atmel.com

Sales Contact

www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.