

TAB

G(1)

 $\cap$ 

DPAK

Figure 1: Internal schematic diagram

D(2, TAB)

) S(3)

# STD40P8F6AG

# Automotive-grade P-channel -80 V, 18.5 mΩ typ., -40 A STripFET™ F6 Power MOSFET in a DPAK package

Datasheet - production data

### Features

Order code	VDSS	R <sub>DS(on)</sub> max.	ID
STD40P8F6AG	-80 V	28 mΩ	-40 A

- Designed for automotive applications and AEC-Q101 qualified
- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

### **Applications**

• Switching applications

### Description

This device is a P-channel Power MOSFET developed using the STripFET<sup>TM</sup> F6 technology, with a new trench gate structure. The resulting Power MOSFET exhibits very low  $R_{DS(on)}$  in all packages.

#### Table 1: Device summary

AM11258v1

Order code	Marking	Package	Packing
STD40P8F6AG	40P8F6	DPAK	Tape and reel

DocID029583 Rev 1

This is information on a product in full production.

### Contents

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK type A2 package information	10
	4.2	DPAK packing information	13
5	Revisio	n history	



# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	-80	V
$V_{GS}$	Gate-source voltage	±20	V
ID	Drain current (continuous) at $T_c = 25 \ ^{\circ}C$	-40	А
ID	Drain current (continuous) at T <sub>c</sub> = 100 °C	-28	А
IDM <sup>(1)</sup>	Drain current (pulsed)	-160	А
Ртот	Total dissipation at $T_C = 25 \ ^{\circ}C$	100	W
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25 \text{ °C}$ , $I_D = -40 \text{ A}$ , $V_{DD} = -60 \text{ V}$ )		mJ
T <sub>stg</sub>	Storage temperature range		•
Tj	Junction temperature range	-55 to 175	°C

#### Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$  width limited by safe operating area.

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj</sub> -case	Thermal resistance junction-case max	1.5	°C/W
R <sub>thj-pcb</sub>	Thermal resistance junction-pcb max <sup>(1)</sup>	50	°C/W

#### Notes:

 $^{(1)}\!When$  mounted on 1 inch² FR-4, 2 Oz copper board.



# 2 Electrical characteristics

(Tc = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = -1 mA$	-80			V
	Zara gata valtaga Drain	$V_{GS} = 0 V, V_{DS} = -60 V$			-1	μA
IDSS	IDSS Zero gate voltage Drain current	$V_{GS} = 0 V, V_{DS} = -60 V,$ $T_{C} = 125 °C^{(1)}$			-10	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}$ = $V_{GS}$ , $I_D$ = -250 $\mu$ A	-2		-4	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = -10 V, I <sub>D</sub> = -20 A		18.5	28	mΩ

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	4112	-	pF
Coss	Output capacitance	V <sub>DS</sub> = -25 V, f = 1 MHz,	-	366	-	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$	-	188	-	рF
Qg	Total gate charge	V <sub>DD</sub> = -40 V, I <sub>D</sub> = -40 A,	-	73	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> = -10 V (see <i>Figure 14:</i>	-	17.1	-	nC
Q <sub>gd</sub>	Gate-drain charge	"Gate charge test circuit")	-	18	-	nC

#### Table 5: Dynamic



#### Electrical characteristics

	Table 6: Switching times							
Symbol	Min.	Тур.	Max.	Unit				
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = -40 V, I <sub>D</sub> = -20 A, R <sub>G</sub> = 4.7 Ω,	-	17.5	-	ns		
tr	Rise time	$V_{\text{DB}} = -40 \text{ V}, _{\text{D}} = -20 \text{ A}, _{\text{RG}} = 4.7 \Omega, _{\text{C}}, _{\text{C}}$ $V_{\text{GS}} = -10 \text{ V}$ (see Figure 13:		28.5	-	ns		
t <sub>d(off)</sub>	Turn-off-delay time	"Switching times test circuit for	-	68.5	-	ns		
tſ	Fall time	resistive load")	-	34.5	-	ns		

#### Table 7: Source drain diode

Symbol	Parameter	Test conditions		Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		-40	А
Isdm <sup>(1)</sup>	Source-drain current (pulsed)		-		-160	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = -40 A	-		-1.2	V
trr	Reverse recovery time	I <sub>SD</sub> = -40 A, di/dt = 100 A/μs,	-	35		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = -64 V, (see Figure 15: "Test circuit for inductive load switching	-	44		nC
Irrm	Reverse recovery current	and diode recovery times")	-	-2.5		А

#### Notes:

 $^{(1)}\mbox{Pulse}$  width limited by safe operating area.

 $^{(2)}$ Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.



### 2.1 Electrical characteristics (curves)

For the P-channel Power MOSFET, current and voltage polarities are reversed.







DocID029583 Rev 1



#### STD40P8F6AG

57

#### **Electrical characteristics**







DocID029583 Rev 1

### 3 Test circuits







### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.







DocID029583 Rev 1

#### STD40P8F6AG

#### Package information

AG Package information				
	Table 8: DPAK (TO-252	) type A2 mechanical da	ta	
Dim.		mm		
Dim.	Min.	Тур.	Max.	
A	2.20		2.40	
A1	0.90		1.10	
A2	0.03		0.23	
b	0.64		0.90	
b4	5.20		5.40	
С	0.45		0.60	
c2	0.48		0.60	
D	6.00		6.20	
D1	4.95	5.10	5.25	
E	6.40		6.60	
E1	5.10	5.20	5.30	
е	2.16	2.28	2.40	
e1	4.40		4.60	
Н	9.35		10.10	
L	1.00		1.50	
L1	2.60	2.80	3.00	
L2	0.65	0.80	0.95	
L4	0.60		1.00	
R		0.20		
V2	0°		8°	



#### Package information

#### STD40P8F6AG





# 4.2 DPAK packing information





#### Figure 19: DPAK (TO-252) reel outline



	Table 9: DPAK (TO-252) tape and reel mechanical data				
	Таре			Reel	
Dim	mm		Dim	n	nm
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	A		330
B0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base	e qty.	2500
P1	7.9	8.1	Bulk	c qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

### Table 9: DPAK (TO-252) tape and reel mechanical data



## 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
19-Jul-2016	1	First release.



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

