Features



MAX8982A/MAX8982P/MAX8982X

Power-Management ICs for ICERA E400 Platform

General Description

The MAX8982A/MAX8982P/MAX8982X are complete power-management ICs for the latest LTE/WCDMA/GSM/ GPRS/EDGE data card based on the new ICERA platform (E400). The MAX8982A operates from a 4.1V to 5.5V supply and contains four efficient step-down converters, nine low dropout linear regulators (LDOs) to power all RF and baseband circuitry, three current regulators with programmable current up to 24mA and embedded flash timers, and an I²C serial interface to program individual regulator output voltages as well as on/off control for flexibility. The linear regulators provide greater than 60dB PSRR, less than 45 μ V of output noise, and minimal cross coupling noise between LDOs.

The MAX8982X/MAX8982P operates from a 2.9V to 5.5V supply. The MAX8982X has the same features as the MAX8982A, except it does not have BUCK3, BUCK4, and LDO8. The MAX8982P has the same features as the MAX8982A.

All buck converters and LDOs are enabled/disabled by either I²C or PWR_REQ control signal after power-up. This feature provides more flexibility in system design.

Applications

GSM, GPRS, EDGE, WCDMA, and LTE Data Card with New ICERA Platform (E400)

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX8982AEWO+T	-40°C to +85°C	42 WLP
MAX8982PEWO+T	-40°C to +85°C	42 WLP
MAX8982XEWO+T	-40°C to +85°C	42 WLP

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel. These devices have a minimum order increment of 1k pieces.

- 4 High-Efficiency Buck Converters
 0.9V at 1.2A (1.3 for MAX8982P) for CORE with DVS Function (0.6V
 - to 1.2V in 25mV Steps) and Slew Rate Control 1.8V at 600mA for System IO
 - 3.2V at 600mA for All LDO Inputs (2.9V to 3.65V in 50mV Steps) (MAX8982A/MAX8982P Only) 3.4V at 1.8A for GSM/WCDMA PA (3.0V to 3.75V
 - in 50mV Steps) (MAX8982A/MAX8982P Only)
- 9 LDO Linear Regulators
 2.7V at 300mA on LDO1 for RF Transceiver
 1.8V at 150mA on LDO2 for RF Transceiver
 2.8V at 150mA on LDO3 for Analogue BB
 0.9V at 50mA on LDO4 for BB PLL with the Separate Input for a Higher Efficiency
 3.0V at 150mA on LDO5 for SD Card
 2.7V at 150mA on LDO6 for TCXO
 1.8V or 3.0V at 150mA on LDO7 for SIM
 3.0V at 150mA on LDO8 for USB with the Separate Input (MAX8982A/MAX8982P Only)
 0.9V at 50mA on LDO9 for BB with the Separate Input for a Higher Efficiency
- 32 Programmable Voltage Options and External Input on BUCK1 (0.9V Default) for DVS
- 16 Programmable Voltage Options for BUCK3 (MAX8982A/MAX8982P Only)
- 16 Programmable Voltage Options on BUCK4 (MAX8982A/MAX8982P Only)
- Programmable Voltage Options for All LDOs (LDO8 for MAX8982A/MAX8982P Only)
- BUCK2, BUCK3 (MAX8982A/MAX8982P Only), LDO3, and Internal 32kHz Clock Default On at Initial Startup
- All Buck Converters and LDOs are Enabled by Either I²C or Power Request Control (PWR_REQ) After Power-Up
- 3 Current Regulators with 8 Dimming Current Options Up to 24mA with Embedded Flash Timer

Power-Management ICs for ICERA E400 Platform

TABLE OF CONTENTS

General Description
Applications 1
Features
Ordering Information
Absolute Maximum Ratings
Package Thermal Characteristics
General Electrical Characteristics
Buck1 Electrical Characteristics
Buck2 Electrical Characteristics
Buck3 Electrical Characteristics
Buck4 Electrical Characteristics
OUT1 (LDO1) Electrical Characteristics
OUT2 (LDO2) Electrical Characteristics
OUT3 (LDO3) Electrical Characteristics
OUT4 (LDO4) Electrical Characteristics
OUT5 (LDO5) Electrical Characteristics
OUT6 (LDO6) Electrical Characteristics
VSIM (LDO7) Electrical Characteristics
OUT8 (LDO8) Electrical Characteristics
OUT9 (LDO9) Electrical Characteristics
RESET Electrical Characteristics
IRQ Electrical Characteristics
Current Regulator Electrical Characteristics 17
Flash Timer Electrical Characteristics
N32kHz Electrical Characteristics
Typical Operating Characteristics
Pin Configurations
Pin Description
Detailed Description
Power-On/Off Control
PWR_REQ
Active Discharge
BUCK1, BUCK2, and BUCK3 Step-Down Converters
Setting the Output Voltage on BUCK1
Dynamic Voltage Scaling (DVS) Function on Buck 1

Power-Management ICs for ICERA E400 Platform

TABLE OF CONTENTS (CONTINUED)

Ramp-Up/Down Slope Control on BUCK1	38
Setting the Output Voltage on BUCK2	
Setting the Output Voltage on BUCK3	
BUCK4 Step-Down Converter	.00
for PA (Power Amplifier)	.38
Setting the Output Voltage on BUCK4	. 38
Linear Regulators	. 38
Reference Bypass (REFBP)	. 38
Thermal Overload Protection.	. 38
Undervoltage Lockout (UVLO)	.38
Overvoltage Protection (OVP)	.38
Power-On Reset (POR)	.38
Current Regulators (DR1, DR2, DR3)	. 39
Embedded Flash Timer	. 39
IRQ Description.	. 39
RESET SIGNAL to B/B Chipset.	. 40
I ² C Serial Interface	. 40
Bit Transfer	. 40
START and STOP Conditions.	. 40
System Configuration	. 41
Acknowledge	. 41
Slave Address	. 42
Write Operations.	. 42
Read Operations	.43
Applications Information	69
Inductor Selection	. 69
Output Capacitor Selection	. 71
Input Capacitor Selection	. 71
PCB Layout Guidelines	. 71
Package Information.	71
Chip Information	71
Revision History	72

Power-Management ICs for ICERA E400 Platform

LIST OF FIGURES

	~
Figure 1. MAX8982A/MAX8982P Typical Application Circuit and Functional Block Diagram	31
Figure 2. MAX8982X Typical Application Circuit and Functional Block Diagram	33
Figure 3. Power-On/Off State Diagram with IN3 Connected to BUCK2 Output and IN4 Connected to IN1 Default PWR_REQ Regulators Are Shown	35
Figure 4. MAX8982_ Power-On Timing Diagram at Initial Startup with EN Connected to IN1 BUCK3 and OUT8 Are for the MAX8982A/MAX8982P Only	36
Figure 5. MAX8982_ Power-On Timing Diagram in PWR_REQ ON Mode After Power-Up	37
Figure 6. Frequency Variation vs. Load Current with a 5V Input Supply	37
Figure 7. DVS1 Logic Diagram	37
Figure 8. BUCK1 Ramp-Up/Down Slope Control	38
Figure 9. POR State Diagram	39
Figure 10. Adding Series Resistors to Adjust LED Current	39
Figure 11. Flash Timing Diagram	39
Figure 12. I ² C Bit Transfer	40
Figure 13. START and STOP Conditions	40
Figure 14. Master/Slave Configuration	41
Figure 15. I ² C Acknowledge	41
Figure 16. I ² C Timing Diagram.	42
Figure 17. Writing to the ICs	42
Figure 18. Reading from the ICs	43

LIST OF TABLES

Table 1. Summary of Power Supplies.	
Table 2. External Component List for Figure 1	
Table 3. External Component List for Figure 2. Image: Component List for Figure 2.	
Truth Table	
Table 4. BUCK1 Ramp-Up/Down Slope Control Settings	
Table 5. Register Map	
Table 6. CHIPID Register	45
Table 7. IRQM Register (Interrupt Mask)	45
Table 8. IRQ Register	46
Table 9. STATUS Register	
Table 10. LED1FT1 Register (LED1 (DR1) Flash Timer On/Off and TON Adjust)	
Table 11. LED1FT2 Register (LED1 (DR1) Flash Timer t1 Setting)	
Table 12. LED1FT3 Register (LED1 (DR1) Flash Timer t2 Setting)	

Power-Management ICs for ICERA E400 Platform

LIST OF TABLES (CONTINUED)

Table 13. LED1FT4 Register (LED1 (DR1) Flash Timer t3 Setting).	47
Table 14. LED1FT5 Register (LED1 (DR1) Flash Timer t4 Setting).	
Table 15. LED1FT6 Register (LED1 (DR1) Flash Timer tP Setting)	
Table 16. LED2FT1 Register (LED2 (DR2) Flash Timer On/Off and tON Adjust)	48
Table 17. LED2FT2 Register (LED2 (DR2) Flash Timer t1 Setting)	49
Table 18. LED2FT3 Register (LED2 (DR2) Flash Timer t2 Setting)	49
Table 19. LED2FT4 Register (LED2 (DR2) Flash Timer t3 Setting)	49
Table 20. LED2FT5 Register (LED2 (DR2) Flash Timer t4 Setting)	50
Table 21. LED2FT6 Register (LED2 (DR2) Flash Timer tP Setting)	50
Table 22. LED3FT1 Register (LED3 (DR3) Flash Timer On/Off and tON Adjust)	50
Table 23. LED3FT2 Register (LED3 (DR3) Flash Timer t1 Setting.	51
Table 24. LED3FT3 Register (LED3 (DR3) Flash Timer t2 Setting)	51
Table 25. LED3FT4 Register (LED3 (DR3) Flash Timer t3 Setting)	51
Table 26. LED3FT5 Register (LED3 (DR3) Flash Timer t4 Setting)	52
Table 27. LED3FT6 Register (LED3 (DR3) Flash Timer tP Setting)	52
Table 28. BUCK1 Register (On/Off Control for BUCK1)	52
Table 29. BUCK1DVS1 Register (Output Voltage Setting for BUCK1 (DVS1 = Low))	53
Table 30. BUCK1DVS2 Register (Output Voltage Setting for BUCK1 (DVS1 = High)).	54
Table 31. BUCK2 Register (On/Off Control for BUCK2)	55
Table 32. LDO1 Register (On/Off Control for LDO1)	55
Table 33. LDO1V Register (Output Voltage Setting for OUT1).	55
Table 34. LDO2 Register (ON/OFF Control for LDO2).	56
Table 35. LDO2V Register (Output Voltage Setting for OUT2)	56
Table 36. LDO3 Register (On/Off Control for LDO3)	
Table 37. LDO3V Register (Output Voltage Setting for OUT3).	
Table 38. LDO4 Register (On/Off Control for LDO4)	
Table 39. LDO4V Register (Output Voltage Setting for OUT4).	
Table 40. LD05 Register (On/Off Control for LD05)	
Table 41. LDO5V Register (Output Voltage Setting for OUT5).	
Table 42. LDO6 Register (On/Off Control for LDO6)	
Table 43. LDO6V Register (Output Voltage Setting for OUT6)	
Table 44. VSIM Register (On/Off Control for VSIM (LDO7)). Table 45. VOINT(2)	
Table 45. VSIMV Register (Output Voltage Setting for VSIM) Table 40. LDC0 Deviation (Output Voltage Setting for VSIM)	
Table 46. LDO8 Register (On/Off Control for LDO8) Table 47. LDO9) Desister (Output) Desister (Output) Desister (Output)	
Table 47. LDO8V Register (Output Voltage Setting for OUT8). Table 48. LDO9 Degister (Op/Off Control for LDO9)	
Table 48. LDO9 Register (On/Off Control for LDO9)	62

Power-Management ICs for ICERA E400 Platform

LIST OF TABLES (CONTINUED)

Table 49. LDO9V Register (Output Voltage Setting for OUT9)	. 63
Table 50. LED_EN Register (On/Off Control for 3 Current Regulators)	. 63
Table 51. On/Off Register (On/Off Control for BUCK3, BUCK4, and the Internal 32kHz Clock)	. 64
Table 52. BUCK3 Register (Output Voltage Setting for BUCK3)	. 64
Table 53. BUCK4 Register (Output Voltage Setting for BUCK4)	. 65
Table 54. CURRENTREG1 Register (Current Setting for Current Regulators DR1 and DR2)	. 66
Table 55. CURRENTREG2 Register (Current Setting for Current Regulator DR3).	. 66
Table 56. RAMP Register (Slope Setting for BUCK1)	. 67
Table 57. BUCK1-4ADIS Register (Active Discharge Settings for BUCK1-BUCK4)	. 67
Table 58. LDO1-8ADIS Register (Active Discharge Settings for LDO1–LDO8).	. 68
Table 59. LDO9ADIS Register (Active Discharge Setting for LDO9)	. 68
Table 60. Recommended Inductors	. 69

Power-Management ICs for ICERA E400 Platform

ABSOLUTE MAXIMUM RATINGS

VDDA, VDDB, IN4, IN1A, IN1B to GND0.3V to +6V REFBP, BUCK1, BUCK2, BUCK3, BUCK4,	LX1 Continuous Current (Note 1)1200mA LX2, LX3 Continuous Current (Note 1)600mA
EN to GND0.3V to (VIN1A, VIN1B + 0.3V) SDA, SCL, PWR_REQ, DVS1, IRQ, RESET, IN3, N32kHz to GND0.3V to (VBUCK2 + 0.3V) OUT1, OUT2 to GND0.3V to (VDDA + 0.3V) OUT3, OUT5, OUT6, VSIM to GND0.3V to (VDB + 0.3V) OUT8 to GND0.3V to (VIN3 + 0.3V) OUT4, OUT9 to GND0.3V to (VIN3 + 0.3V)	LX2, LX3 Continuous Current (Note 1)
PGND1, PGND2, PGND3, PGND4 to GND0.3V to +0.3V DR1, DR2, DR3 to GND0.3V to (V _{IN1_} + 0.3V)	

Note 1: LX1–LX4 have internal clamp diodes to PGND_, IN1A, and IN1B. Applications that forward bias this diode should take care not to exceed the power dissipation limits of the device.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 2)

WLP

Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

GENERAL ELECTRICAL CHARACTERISTICS

(MAX8982A/MAX8982P: VIN1A = VIN1B = +5.0V and COUT1,2,3+CIN_ = 1000 μ F, MAX8982X: VIN1A = VIN1B = +3.3V and COUT1,2,3+CIN_ = 20 μ F, CREFBP = 0.1 μ F, TA = -40°C to +85°C. Typical values are at TA = +25°C, unless otherwise noted.) (Note 3)

PARAMETER	CONDITIONS		MIN TYP MAX		UNITS	
IN1A, IN1B, IN4 ESD Protection	Module level ESD protection, in-circuit tested with $0.1 \mu F$ ceramic capacitor	±10		kV		
Shutdown Supply Current (Note 4)	EN = GND			10	μA	
	MAX8982A/MAX8982P, $V_{EN} = V_{IN1_}$, BUCK3 and OUT3 on (default output), all other regulators off		300			
	MAX8982X, $V_{EN} = V_{IN1_}$, OUT3 on (default output), all other regulators off		300			
No Load Supply Current	$\begin{array}{l} \mbox{MAX8982A/MAX8982P, V_{EN} = V_{IN1_}, BUCK1 \mbox{ on (default output), BUCK2 on (default output), BUCK3 on (default output), all LDOs (except LDO8) default output on \end{array}$		600		μA	
	MAX8982X, $V_{EN} = V_{IN1_}$, BUCK1 on (default output), BUCK2 on (default output), all LDOs (except LDO8) default output on		600			
Loaded Supply Current	MAX8982A/MAX8982P, $V_{EN} = V_{IN1_}$, 32kHz clock on, BUCK2 on (default output) with 200µA load, BUCK3 on (default output), OUT3 on (default output) with 20µA load, OUT2 on (default output) with 100µA load, V _{VSIM} = 3.0V with 50µA load, OUT8 on (default output) with 100µA load		1000		μΑ	
	$\begin{array}{l} \mbox{MAX8982X, V_{EN} = V_{IN1_}, 32kHz \ clock \ on, \ BUCK2 \ on} \\ \mbox{(default output) with } 200\muA \ load, \ OUT3 \ on \ (default \ output) \ with } 20\muA \ load, \ OUT2 \ on \ (default \ output) \ with } \\ \ 100\muA \ load, \ V_{VSIM} = 3.0V \ with \ 50\muA \ load \end{array}$		1000			

Power-Management ICs for ICERA E400 Platform

GENERAL ELECTRICAL CHARACTERISTICS (continued)

(MAX8982A/MAX8982P: VIN1A = VIN1B = +5.0V and COUT1,2,3+CIN_ = 1000µF, MAX8982X: VIN1A = VIN1B = +3.3V and COUT1,2,3+CIN_ = 20μ F, CREFBP = 0.1μ F, TA = -40° C to $+85^{\circ}$ C. Typical values are at TA = $+25^{\circ}$ C, unless otherwise noted.) (Note 3)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
OPERATING VOLTAGE					
	MAX8982A	4.1		5.5	
IN1A, IN1B Operating Voltage	MAX8982X/MAX8982P	2.9		5.5	V
	MAX8982A, V _{IN1} rising	3.5	3.8	4.1	- V
	MAX8982A, V _{IN1} falling		3.5		
Undervoltage Lockout	MAX8982X/MAX8982P, V _{IN1} rising	2.5	2.7	2.9	
	MAX8982X/MAX8982P, V _{IN1} falling		2.4		
OVERVOLTAGE LOCKOUT (OVI	P)				
Overvoltage Lockout (Shutdown All Outputs Including LDO7)	V _{IN1_} rising		5.75	5.93	V
IN1A, IN1B Overvoltage Hysteresis			250		mV
THERMAL SHUTDOWN					
Threshold	T _J rising		160		°C
Hysteresis			10		°C
HOT TEMPERATURE DETECTIO	N				
Threshold	Interrupt enabled, T_J rising, typical hysteresis = +10°C		+125		°C
REFERENCE	· · ·				
REFBP Output Voltage	$0 \le I_{REFBP} \le 1\mu A$	0.788	0.80	0.812	V
Supply Rejection	$4.1V \le V_{IN1} \le 5.5V$		0.2		mV
LOGIC AND CONTROL INPUTS	(SDA, SCL, EN, DVS1, PWR_REQ)				
Input Low Level	$T_{A} = +25^{\circ}C$			0.3	V
Input High Level	$T_A = +25^{\circ}C$	1.2			V
Logia Input Current	$0V < V_{IN1} < 5.5V, T_A = +25^{\circ}C$	-1		+1	
Logic Input Current	$0V < V_{IN1} < 5.5V, T_A = +85^{\circ}C$		0.1		μA
LOGIC AND CONTROL OUTPUT	S				
SDA Output Low Level	I _{SDA} = 6mA			0.4	V
I ² C INTERFACE (V _{SCL} = V _{SDA} =	1.8V, Note 2, Figure 16)				
Clock Frequency				400	kHz
Bus Free Time Between START and STOP (t _{BUF})		1.3			μs
Hold Time Repeated START Condition (t _{HD_STA})		0.6			μs
SCL Low Period (t _{LOW})		1.3			μs
SCL High Period (t _{HIGH})		0.6			μs
Setup Time Repeated START Condition (t _{SU STA})		0.6			μs
SDA Hold Time (t _{HD_DAT})		0			μs
SDA Setup Time (t _{SU DAT})		100			ns

Power-Management ICs for ICERA E400 Platform

GENERAL ELECTRICAL CHARACTERISTICS (continued)

(MAX8982A/MAX8982P: V_{IN1A} = V_{IN1B} = +5.0V and C_{OUT1,2,3+CIN} = 1000 μ F, MAX8982X: V_{IN1A} = V_{IN1B} = +3.3V and C_{OUT1,2,3+CIN} = 20 μ F, C_{REFBP} = 0.1 μ F, T_A = -40°C to +85°C. Typical values are at T_A = +25°C, unless otherwise noted.) (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	МАХ	UNITS
Maximum Pulse Width of Spikes that Must be Suppressed by the Input Filter of Both SDA and SCL Signals			50		ns
Setup Time for STOP Condition (t _{SU_STO})		0.6			μs

BUCK1 ELECTRICAL CHARACTERISTICS

 $(MAX8982AMAX8982P: VIN1A = VIN1B = +5.0V and COUT1,2,3+CIN_ = 1000\mu F, MAX8982X: VIN1A = VIN1B = +3.3V and COUT1,2,3+CIN_ = 20\mu F, C_{REFBP} = 0.1\mu F, C_{OUT} = 10\mu F, L = 2.2\mu H, T_A = -40^{\circ}C to +85^{\circ}C, unless otherwise noted. Typical values are at T_A = +25^{\circ}C.) (Note 3)$

PARAMETER	CONDITIONS			TYP	MAX	UNITS	
Supply Current (Note 4)	No load, no switching			65		μA	
Default Output Voltage	$I_{LOAD} = 100 \text{mA}$		0.873	0.9	0.927	V	
Output Voltage Accuracy	I _{LOAD} = 100mA, V _{BUCK1} tested at 0.6V, 0.775V, 1V, 1.2V in production (0.6V to 1.2V in 25mV steps)		-3		+3	%	
Maximum Quitaut Quirrant	V _{BUCK1} = 0.9V, T _A =	MAX8982A/MAX8982X	1200				
Maximum Output Current	+25°C	MAX8982P	1300			mA	
	pFET switch (MAX8982A/MA	X8982X)	1400	1800	2500		
Current Limit	pFET switch (MAX8982P)		1500	1900	2600		
Current Limit	nFET rectifier (MAX8982A/M	AX8982X)	1000	1400	1900	mA	
	nFET rectifier (MAX8982P)		1100	1500	2000		
On-Resistance	pFET switch, I _{LX1} = -150mA			0.3		- Ω	
On-Resistance	nFET rectifier, I _{LX1} = 150mA			0.15			
	Same for both up and down	RASD1[0:1] = 00		5			
		RASD1[0:1] = 01		10			
Ramp-Up/Down Rate Control		RASD1[0:1] = 10		12.5 (default)		mV/ μs	
		RASD1[0:1] = 11		25			
Rectifier Off Current Threshold				40		mA	
Minimum On-Time	t _{ON}			40		ns	
Minimum Off-Time	tOFF			40		ns	
Efficiency (Note 4)	$V_{BUCK1} = 0.9V, I_{LOAD} = 400mA$			85		%	
Shutdown Output Resistance (Active Discharge Resistance)	I ² C programmable, default OFF 1		kΩ				
Output Load Regulation	Equal to inductor DC resistar	nce divided by 4		R _L /4		V/A	

Power-Management ICs for ICERA E400 Platform

BUCK2 ELECTRICAL CHARACTERISTICS

(MAX8982A/MAX8982P: VIN1A = VIN1B = +5.0V and COUT1,2,3+CIN_ = 1000 μ F, MAX8982X: VIN1A = VIN1B = +3.3V and COUT1,2,3+CIN_ = 20 μ F, CREFBP = 0.1 μ F, COUT = 2.2 μ F, L = 1 μ H, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 3)

PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Supply Current (Note 4)	No load, no switching		26		μA
Output Voltage	$I_{LOAD} = 100 \text{mA}$	1.746	1.8	1.854	V
Output Current	$V_{BUCK2} = 1.8V, T_{A} = +25^{\circ}C$	600			mA
Current Limit	pFET switch	700	1100	1500	m (
Current Limit	nFET rectifier	500	750	1200	mA
On Registeres	pFET switch, I _{LX2} = -150mA		0.65		
On-Resistance	nFET rectifier, I _{LX2} = 150mA		0.3		Ω
Rectifier Off Current Threshold			40	•	mA
Minimum On-Time	t _{ON}		70		ns
Minimum Off-Time	tOFF		70	•	ns
Efficiency (Note 4)	$V_{BUCK2} = 1.8V, I_{LOAD} = 250mA$		85		%
Shutdown Output Resistance (Active Discharge Resistance)	I ² C programmable, default ON		100		Ω
Output Load Regulation	Equal to inductor DC resistance divided by 4		R _L /4		V/A

BUCK3 ELECTRICAL CHARACTERISTICS

(MAX8982A/MX8982P only, VIN1A = VIN1B = +5.0V, COUT1,2,3+CIN_ = 1000 μ F, CREFBP = 0.1 μ F, COUT = 2.2 μ F, L = 2.2 μ H, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 3)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Supply Current (Note 4)	No load, no switching		40		μA
Default Output Voltage	$I_{LOAD} = 100 \text{mA}$	3.10	3.2	3.29	V
			2.90		
			2.95]
			3.00]
			3.05]
			3.10		
			3.15		
			3.20	-	
Programmable Output Voltage	$I_{LOAD} = 100 \text{mA},$		3.25	-	V
	programmable output voltage step = 50mV		3.30		, v
			3.35		
			3.40		
			3.45		
			3.50		
			3.55		-
			3.60		-
			3.65		
Maximum Output Current	$V_{BUCK3} = 3.2V, T_{A} = +25^{\circ}C$	600			mA
Efficiency (Note 4)	$V_{BUCK3} = 3.2V, I_{LOAD} = 300mA$		90		%

Power-Management ICs for ICERA E400 Platform

BUCK3 ELECTRICAL CHARACTERISTICS (continued)

(MAX8982A/MAX8982P only, VIN1A = VIN1B = +5.0V, COUT1,2,3+CIN_ = 1000 μ F, CREFBP = 0.1 μ F, COUT = 2.2 μ F, L = 2.2 μ H, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 3)

PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Current Limit	pFET switch	700	1100	1500	mA
	nFET rectifier	500	750	1200	ШA
On-Resistance	pFET switch, I _{LX3} = -150mA		0.65		Ω
	nFET rectifier, I _{LX3} = 150mA		0.3		52
Rectifier Off Current Threshold			80		mA
Minimum On-Time	ton		70		ns
Minimum Off-Time	tOFF		70		ns
Shutdown Output Resistance (Active Discharge Resistance)	I ² C programmable, default off		1		kΩ

BUCK4 ELECTRICAL CHARACTERISTICS

(MAX8982A/MAX8982P only, VIN1A = VIN1B = +5.0V, C_{OUT1,2,3+CIN} = 1000 μ F, C_{REFBP} = 0.1 μ F, C_{OUT} = 20 μ F, L = 1 μ H, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 3)

PARAMETER	CONDITION	MIN	ТҮР	MAX	UNITS
Default Output Voltage	I _{LOAD} = 100mA	3.298	3.40	3.502	V
			3.05		
			3.10		
			3.15	-	
			3.20		
			<u>3.25</u> 3.30		
	I _{LOAD} = 100mA,		3.30		
Programmable Output Voltage	programmable output voltage step = 50mV		3.40		V
			3.45		
			3.50	-	
			3.55		
			3.60		
			3.65		
			3.70		
			3.75		
Efficiency (Note 4)	$V_{BUCK4} = 3.4V, I_{LOAD} = 500mA$		90	-	%
Maximum Output Current		1800			mA
p-Channel On-Resistance	$I_{LX4} = 150 \text{mA}$		100		mΩ
n-Channel On-Resistance	$I_{LX4} = 150 \text{mA}$		100		mΩ
p-Channel Current-Limit Threshold			2700		mA
n-Channel Negative Current Limit			1500		mA
Maximum Duty Cycle			100		%
Minimum Duty Cycle			16.5		%
PWM Frequency	fosc	1.8	2.0	2.2	MHz
Shutdown Output Resistance (Active Discharge Resistance)	I ² C programmable, default off		1		kΩ

Power-Management ICs for ICERA E400 Platform

OUT1 (LDO1) ELECTRICAL CHARACTERISTICS

 $(MAX8982A/MAX8982P: VDDA = +3.2V and CVDD_ = 10\mu F, MAX8982X: VDDA = +3.3V and CVDD_ = 20\mu F, CREFBP = 0.1\mu F, COUT1 = 4.7\mu F, T_A = -40^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 3)

PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
Default Output Voltage	I _{LOAD} = 50mA	2.619	2.70	2.781	V
Maximum Output Current		300			mA
Current Limit (Note 4)	V _{OUT1} = 90% of its regulation	310	550	940	mA
Dropout Voltage (Note 4)	$I_{LOAD} = 200 \text{mA}, T_A = +85^{\circ}\text{C}$		50	100	mV
Line Regulation	$2.9V \le V_{DDA} \le 3.65V$, $I_{LOAD} = 150mA$		2.4		mV
Load Regulation	1mA < I _{LOAD} < 300mA		12		mV
Transient Response	di/dt = I_{MAX} /0.1µs, 1kHz < 1/T < 0.5MHz, where T is the period of step load, 1mA to 300mA		50		mV
Power-Supply Rejection $\Delta V_{OUT} / \Delta V_{IN}$	$f = 10Hz$ to 10kHz, $I_{LOAD} = 30mA$		60		dB
Output Noise Voltage	100Hz to 100kHz, I _{LOAD} = 30mA		45		μV _{RMS}
			2.65		
			2.70		
			2.75		
Programmable Output Voltages	$I_{LOAD} = 50 \text{mA}$		2.80		V
			2.85		
			2.90		-
			2.95		-
			3.00		
Startup Time from Shutdown (Note 4)	I _{LOAD} = 300mA		40	100	μs
Startup Transient Overshoot (Note 4)	I _{LOAD} = 300mA		3	50	mV
Shutdown Output Impedance (Active Discharge Resistance)	I ² C programmable, default off		100		Ω

OUT2 (LDO2) ELECTRICAL CHARACTERISTICS

 $(MAX8982A/MAX8982P: V_{DDA} = +3.2V \text{ and } C_{VDD} = 10\mu\text{F}, MAX8982X: V_{DDA} = +3.3V \text{ and } C_{VDD} = 20\mu\text{F}, C_{REFBP} = 0.1\mu\text{F}, C_{OUT2} = 1\mu\text{F}, T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_{A} = +25^{\circ}\text{C}.) \text{ (Note 3)}$

PARAMETER	CONDITION	MIN	TYP	МАХ	UNITS
Default Output Voltage	$I_{LOAD} = 50 \text{mA}$	1.746	1.80	1.854	V
Maximum Output Current		150			mA
Current Limit (Note 4)	V_{OUT2} = 90% of its nominal regulation voltage	165	360	650	mA
Dropout Voltage (Note 4)	$I_{LOAD} = 100$ mA, $T_A = +85$ °C		150	300	mV
Line Regulation	$2.9V \le V_{DDA} \le 3.65V$, $I_{LOAD} = 100mA$		2.4		mV
Load Regulation	50μA < I _{LOAD} < 150mA		25		mV
Power-Supply Rejection ΔV _{OUT} /ΔV _{IN}	$f = 10Hz$ to 10kHz, $I_{LOAD} = 30mA$		60		dB
Output Noise Voltage	100Hz to 100kHz, $I_{LOAD} = 30mA$		45		μV _{RMS}

Power-Management ICs for ICERA E400 Platform

OUT2 (LDO2) ELECTRICAL CHARACTERISTICS (continued)

(MAX8982A/MAX8982P: VDDA = +3.2V and CVDD_ = 10μ F, MAX8982X: VDDA = +3.3V and CVDD_ = 20μ F, CREFBP = 0.1μ F, COUT2 = 1μ F, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 3)

PARAMETER	CONDITION	MIN	ТҮР	МАХ	UNITS
Programmable Output Voltages			1.50		
	1 - 1 - 50 = 50 = 10		1.80		V
	$I_{LOAD} = 50 \text{mA}$		2.70		
			1.70		
Startup Time from Shutdown (Note 4)	I _{LOAD} = 150mA		40	100	μs
Startup Transient Overshoot (Note 4)	I _{LOAD} = 150mA		3	50	mV
Shutdown Output Impedance (Active Discharge Resistance)	I ² C programmable, default off		100		Ω

OUT3 (LDO3) ELECTRICAL CHARACTERISTICS

 $(MAX8982A/MAX8982P: V_{DDB} = +3.2V \text{ and } C_{VDD} = 10\mu\text{F}, MAX8982X: V_{DDB} = +3.3V \text{ and } C_{VDD} = 20\mu\text{F}, C_{REFBP} = 0.1\mu\text{F}, C_{OUT3} = 1\mu\text{F}, T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at T_{A} = +25^{\circ}\text{C}.) (Note 3)$

PARAMETER	CONDITION	MIN	ТҮР	МАХ	UNITS
Default Output Voltage	$I_{LOAD} = 50 \text{mA}$	2.716	2.800	2.884	V
Maximum Output Current		150			mA
Current Limit (Note 4)	V _{OUT3} = 90% of its regulation	165	360	650	mA
Dropout Voltage	$I_{LOAD} = 100 \text{mA}, T_A = +85^{\circ}\text{C}$		150	300	mV
Line Regulation	$3.2V \le V_{DDB} \le 3.65V$, $I_{LOAD} = 100mA$		2.4		mV
Load Regulation	$50\mu A < I_{LOAD} < 150 mA$		25		mV
Power-Supply Rejection $\Delta V_{OUT} / \Delta V_{IN}$	$f = 10Hz$ to 10kHz, $I_{LOAD} = 30mA$		60		dB
Output Noise Voltage	100Hz to 100kHz, I _{LOAD} = 30mA		45		μV _{RMS}
			2.65		
			2.70		
			2.75	-	v
Programmable Output Voltage	$I_{LOAD} = 50 \text{mA}$		2.80		
			2.85		
			2.90		
			2.95		-
			3.00		
Startup Time from Shutdown (Note 4)	I _{LOAD} = 150mA			100	μs
Startup Transient Overshoot (Note 4)	I _{LOAD} = 150mA			50	mV
Shutdown Output Impedance (Active Discharge Resistance)	I ² C programmable, default off		100		Ω

Power-Management ICs for ICERA E400 Platform

OUT4 (LDO4) ELECTRICAL CHARACTERISTICS

(MAX8982_: VIN3 = VBUCK2 = 1.8V, CIN3 = 2.2 μ F, CREFBP = 0.1 μ F, COUT4 = 2.2 μ F, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 3)

PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
Default Output Voltage	$I_{LOAD} = 10 \text{mA}$	0.873	0.9	0.927	V
Maximum Output Current		50			mA
Current Limit (Note 4)	$V_{OUT4} = 90\%$ of its regulation	55	120	220	mA
Load Regulation	$50\mu A < I_{LOAD} < 10 m A$		25		mV
Power-Supply Rejection $\Delta V_{OUT} / \Delta V_{IN}$	$f = 10Hz$ to 10kHz, $I_{LOAD} = 10MA$		60		dB
Output Noise Voltage	100Hz to 100kHz, $I_{LOAD} = 10mA$		45		μV _{RMS}
			0.80		
			0.90		
Programmable Output Voltage	$I_{LOAD} = 10 \text{mA}$		1.00		V
			1.10		
			1.20		
Startup Time from Shutdown (Note 4)	I _{LOAD} = 50mA			100	μs
Startup Transient Overshoot (Note 4)	I _{LOAD} = 50mA			50	mV
Shutdown Output Impedance (Active Discharge Resistance)	I ² C programmable, default off		100		Ω

OUT5 (LDO5) ELECTRICAL CHARACTERISTICS

 $(MAX8982A/MAX8982P: V_{DDB} = +3.2V \text{ and } C_{VDD} = 10\mu\text{F}, MAX8982X: V_{DDB} = +3.3V \text{ and } C_{VDD} = 20\mu\text{F}, C_{REFBP} = 0.1\mu\text{F}, C_{OUT5} = 1\mu\text{F}, T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at } T_{A} = +25^{\circ}\text{C}.) \text{ (Note 3)}$

PARAMETER	CONDITION	MIN	ТҮР	MAX	UNITS
Default Output Voltage	$I_{LOAD} = 50 \text{mA}$	2.91	3.00	3.09	V
Maximum Output Current		150			mA
Current Limit (Note 4)	$V_{OUT5} = 90\%$ of its regulation	165	360	650	mA
Dropout Voltage (Note 4)	$I_{LOAD} = 100 \text{mA}, T_A = +85^{\circ}\text{C}$		150	300	mV
Line Regulation	$3.2V \le V_{DDB} \le 3.65V$, $I_{LOAD} = 100mA$		2.4		mV
Load Regulation	$50\mu A < I_{LOAD} < 150 mA$, $V_{OUT} = 2.8 V$		25		mV
Power-Supply Rejection $\Delta V_{OUT} / \Delta V_{IN}$	$f = 10Hz$ to 10kHz, $I_{LOAD} = 30mA$		60		dB
Output Noise Voltage	100Hz to 100kHz, $I_{LOAD} = 30$ mA		45		μV _{RMS}
			2.80		
Programmable Output Voltage	$I_{1,OAD} = 50$ mA, $V_{DDB} = 3.4$ V for $V_{OUT} = 3.2$ V		2.90		v
Togrammable Output Voltage	1000 = 3000, $000B = 3.4000$, $000I = 3.20$		3.00		v
			3.20		
Startup Time from Shutdown (Note 4)	I _{LOAD} = 150mA			100	μs
Startup Transient Overshoot (Note 4)	I _{LOAD} = 150mA			50	mV
Shutdown Output Impedance (Active Discharge Resistance)	I ² C programmable, default off		100		Ω

Power-Management ICs for ICERA E400 Platform

OUT6 (LDO6) ELECTRICAL CHARACTERISTICS

(MAX8982A/MAX8982P: VDDB = +3.2V and CVDD_ = 10μ F, MAX8982X: VDDB = +3.3V and CVDD_ = 20μ F, CREFBP = 0.1μ F, COUT6 = 1μ F, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 3)

PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
Default Output Voltage	$I_{LOAD} = 50 \text{mA}$	2.619	2.70	2.781	V
Maximum Output Current		150			mA
Current Limit (Note 4)	V _{OUT6} = 90% of its regulation	165	360	650	mA
Dropout Voltage (Note 4)	$I_{LOAD} = 100 \text{mA}, T_A = +85^{\circ}\text{C}$		150	300	mV
Line Regulation	$2.90V \le V_{DDB} \le 3.65V, I_{LOAD} = 100mA$		2.2		mV
Load Regulation	$50\mu A < I_{LOAD} < 150 mA$		25		mV
Power-Supply Rejection ΔV _{OUT} /ΔV _{IN}	$f = 10Hz$ to 10kHz, $I_{LOAD} = 30mA$		60		dB
Output Noise Voltage	100Hz to 100kHz, $I_{LOAD} = 30mA$		45		μV _{RMS}
			2.65		
	$I_{LOAD} = 50 \text{mA}$		2.70		
			2.75		
Programmable Output Voltage			2.80		V
	ILUAD - SUITA		2.85		v
			2.90		
			2.95		
			3.00		
Startup Time from Shutdown (Note 4)	I _{LOAD} = 150mA			100	μs
Startup Transient Overshoot (Note 4)	I _{LOAD} = 150mA			50	mV
Shutdown Output Impedance (Active Discharge Resistance)	I ² C programmable, default off		100		Ω

VSIM (LDO7) ELECTRICAL CHARACTERISTICS

 $(MAX8982A/MAX8982P: V_{DDB} = +3.2V \text{ and } C_{VDD} = 10\mu\text{F}, MAX8982X: V_{DDB} = +3.3V \text{ and } C_{VDD} = 20\mu\text{F}, C_{REFBP} = 0.1\mu\text{F}, C_{OUT} = 1\mu\text{F}, T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at T_{A} = +25^{\circ}\text{C}.) (Note 3)$

PARAMETER	CONDITION	MIN	TYP	МАХ	UNITS
Output Voltage	50μA < I _{LOAD} < 20mA, 1.8V mode	1.746	1.80	1.854	V
	50µA < I _{LOAD} < 20mA, 3.0V mode (default)	2.91	3.00	3.09	v
Maximum Output Current	$2.9V \le V_{DDB} \le 3.65V$, 1.8V mode	150			mA
Current Limit (Note 4)	V _{VSIM} = 90% of 1.8V mode	165	360	650	mA
Dropout Voltage (Note 4)	I _{LOAD} = 20mA, 3V mode		120	200	mV
Line Regulation	$2.9V \le V_{DDB} \le 3.65V$, $I_{LOAD} = 50\mu A$ (1.8V mode)		0.1		mV
Load Regulation	50μA < I _{LOAD} < 20mA (1.8V mode)		25		mV
Power-Supply Rejection	$f = 10 kHz$, $I_{LOAD} = 10 mA$		57		dB
Output Noise Voltage	100Hz to 100kHz, $I_{LOAD} = 10mA$		80		μV
VSIM Discharge Resistance (Active Discharge Resistance)	I ² C programmable, default off		100		Ω

Power-Management ICs for ICERA E400 Platform

OUT8 (LDO8) ELECTRICAL CHARACTERISTICS

(MAX8982A/MAX8982P only, VIN4 = VIN1_ = +5.0V, CIN4 = 1.0μ F, CREFBP = 0.1μ F, COUT8 = 1μ F, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 3)

PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
Input Operating Range	Guaranteed by output voltage accuracy	3.0		5.5	V
Overvoltage Lockout (Shutdown LDO8 Output)	V_{IN4} rising, $V_{IN1_} = V_{IN4}$		5.75	5.93	V
Overvoltage Hysteresis			250		mV
Default Output Voltage	$I_{LOAD} = 50 \text{mA}$	2.91	3.00	3.09	V
Maximum Output Current		150			mA
Current Limit (Note 4)	$V_{OUT8} = 90\%$ of its regulation	165	360	650	mA
Dropout Voltage (Note 4)	100mA, T _A = +85°C		150	300	mV
Line Regulation	$3.4V \le V_{IN4} \le 5.5V, V_{OUT8} = 3.1V, I_{LOAD} = 100mA$		2.2		mV
Load Regulation	50μA < I _{LOAD} < 150mA		25		mV
Power-Supply Rejection ΔV _{OUT} /ΔV _{IN}	$f = 10Hz$ to 10kHz, $I_{LOAD} = 30mA$		60		dB
Output Noise Voltage (RMS)	100Hz to 100kHz, $I_{LOAD} = 30$ mA		45		μV _{RMS}
Programmable Output Voltage	I _{LOAD} = 50mA		3.00 3.10 3.20 3.30	-	V
Startup Time from Shutdown (Note 4)	$I_{LOAD} = 150 \text{mA}$			100	μs
Startup Transient Overshoot (Note 4)	I _{LOAD} = 150mA			50	mV
Shutdown Output Impedance (Active Discharge Resistance)	I ² C programmable, default off		100		Ω

OUT9 (LDO9) ELECTRICAL CHARACTERISTICS

(MAX8982_: VIN3 = VBUCK2 = 1.8V, CIN3 = 2.2 μ F, CREFBP = 0.1 μ F, COUT9 = 2.2 μ F, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 3)

PARAMETER	CONDITION	MIN	ТҮР	МАХ	UNITS
Default Output Voltage	$\pm I_{LOAD} = 10$ mA, $V_{IN3} = 1.8V$	0.873	0.900	0.927	V
Maximum Output Current		50			mA
Current Limit (Note 4)	V _{OUT9} = 90% of its regulation	55	120	220	mA
Load Regulation	50μA < I _{LOAD} < 50mA		25		mV
Power-Supply Rejection $\Delta V_{OUT} / \Delta V_{IN}$	$f = 10Hz$ to $10kHz$, $I_{LOAD} = 10mA$		60		dB
Output Noise Voltage	100Hz to 100kHz, $I_{LOAD} = 10mA$		45		μV_{RMS}
			0.80		
			0.90		
Programmable Output Voltage	$I_{LOAD} = 10 \text{mA}$		1.00		V
			1.10		
			1.20		
Startup Time from Shutdown (Note 4)	I _{LOAD} = 50mA			100	μs

Power-Management ICs for ICERA E400 Platform

OUT9 (LDO9) ELECTRICAL CHARACTERISTICS (continued)

(MAX8982_: VIN3 = VBUCK2 = 1.8V, CIN3 = 2.2 μ F, CREFBP = 0.1 μ F, COUT9 = 2.2 μ F, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 3)

PARAMETER	CONDITION	MIN	ТҮР	МАХ	UNITS
Startup Transient Overshoot (Note 4)	I _{LOAD} = 50mA			50	mV
Shutdown Output Impedance (Active Discharge Resistance)	I ² C programmable, default off		100		Ω

RESET ELECTRICAL CHARACTERISTICS

(MAX8982A/MAX8982P: VIN1A = VIN1B = +5V, MAX8982X: VIN1A = VIN1B = +3.3V, VBUCK2 = 1.8V, CBUCK2 = 2.2 μ F, CREFBP = 0.1 μ F, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 3)

PARAMETER	CONDITION	MIN	TYP	MAX	UNITS
Output High Voltage	Internal logic supply I _{SOURCE} = 0µA	V _{BUCK2} - 0.3V			V
Output Low Voltage	Internal logic supply I _{SINK} = 500µA			0.3	V
RESET Enabled (Note 4)	From BUCK2 enable (Figure 4)		625		μs
RESET Disabled (Note 4)	With respect to \overline{IRQ} = low	26		78	μs
Pullup Resistance to BUCK2		8	14	22	kΩ

IRQ ELECTRICAL CHARACTERISTICS

(MAX8982A/MAX8982P: VIN1A = VIN1B = +5.0V, MAX8982X: VIN1A = VIN1B = +3.3V, VBUCK2 = 1.8V, CBUCK2 = 2.2 μ F, CREFBP = 0.1 μ F, T_A = -40°C to +85°C. Typical values are at T_A = +25°C, unless otherwise specified.) (Note 3)

PARAMETER	CONDITION	MIN	ТҮР	MAX	UNITS
Output High Voltage	Internal logic supply I _{SOURCE} = 0µA	V _{BUCK2} - 0.3V			V
Output Low Voltage	Internal logic supply I _{SINK} = 500µA			0.3	V
Pullup Resistance to BUCK2		100	200	400	kΩ

CURRENT REGULATOR ELECTRICAL CHARACTERISTICS

 $(MAX8982A/MAX8982P: V_{IN1A} = V_{IN1B} = +5V \text{ and } V_{DD} = 3.2V, MAX8982X: V_{IN1A} = V_{IN1B} = +3.3V \text{ and } V_{DD} = 3.3V, C_{REFBP} = 0.1 \mu F, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.) (Note 3)$

PARAMETER	CONDITION	MIN	ТҮР	МАХ	UNITS		
DR_ Sink Current Range		3		24	mA		
	DR_[2:0] = 000		3				
	DR_[2:0] = 001		6				
	DR_[2:0] = 010		9		1		
	DR_[2:0] = 011		12				
DR_ Current Sink Programmable	DR_[2:0] = 100		15		mA		
	DR_[2:0] = 101		18				
	DR_[2:0] = 110		21				
	DR_[2:0] = 111 (default)		24				
DR_ Sink Current Accuracy	$T_A = +25^{\circ}C$	-10		+10	0/		
(Note 4)	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$	-15		+15	%		
V _{DR} _Voltage Drop	I _{DR} _ = 24mA		60	120	mV		

Power-Management ICs for ICERA E400 Platform

FLASH TIMER ELECTRICAL CHARACTERISTICS

(MAX8982A/MAX8982P: VIN1A = VIN1B = +5V and VDD_ = +3.2V, MAX8982X: VIN1A = VIN1B = +3.3V and VDD_ = +3.3V, CREFBP = 0.1μ F, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 4, Figure 11)

PARAMETER	CONDITIONS	MIN TYP MAX	UNITS
Flash Timer Resolution		25	ms
		0 3175	
Pattern Period, t _P	7-bit programmable in 25ms steps	0 (0000000) 25 (0000001) 50 75	ms
		: 3175 (111111)	
Number of Programmable On Threshold		4	
		0 3175	
Time for Flash to Turn On, t ₁	7-bit programmable in 25ms steps	0 (000000) 25 (000001) 50 3175 (111111)	ms
		0 3175	
Time for Flash to Turn On, t ₂	7-bit programmable in 25ms steps	0 (0000000) 25 (0000001) 50 3175 (1111111)	ms
		0 3175	
Time for Flash to Turn On, t ₃	7-bit programmable in 25ms steps	0 (0000000) 25 (0000001) 50 3175 (1111111)	ms
		0 3175	
Time for Flash to Turn On, t ₄	7-bit programmable in 25ms steps	0 (0000000) 25 (0000001) 50	ms
		3175 (111111)	

Power-Management ICs for ICERA E400 Platform

FLASH TIMER ELECTRICAL CHARACTERISTICS (continued)

(MAX8982A/MAX8982P: VIN1A = VIN1B = +5V and VDD_ = +3.2V, MAX8982X: VIN1A = VIN1B = +3.3V and VDD_ = +3.3V, CREFBP = 0.1μ F, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 4, Figure 11)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
		25		400	
	4-bit programmable in 25ms steps, same for each flash timer		25 (0000)		
			50 (0001)		
Programmable On-Time, t _{ON}			75		ms
		400 (1111)			

N32KHZ ELECTRICAL CHARACTERISTICS

(MAX8982A/MAX8982P: V_{DD} = +3.2V, MAX8982X: V_{DD} = +3.3V, V_{BUCK2} = 1.8V, C_{BUCK2} = 2.2µF, C_{REFBP} = 0.1µF, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 3)

PARAMETER	CONDITION	MIN	ТҮР	MAX	UNITS
Output High Voltage	Internal logic supply I _{SOURCE} = 2mA	V _{BUCK2} - 0.45V			V
Output Low Voltage	Internal logic supply I _{SINK} = 2mA			0.45	V
Output Duty Cycle		30	50	70	%
Output Frequency Range	Including initial startup, 20% tolerance	25.6	32	38.4	kHz
Startup Time	From BUCK2 enable (Figure 4)			225	μs
Edge Jitter (Note 4)				10	ns

Note 3: Limits are 100% production tested at T_A = +25°C, unless otherwise noted. Limits over the temperature range are guaranteed by design.

Note 4: Guaranteed by design, not production tested.

Typical Operating Characteristics

(MAX8982A/MAX8982P: $V_{IN1A} = V_{IN1B} = 5V$, MAX8982X: $V_{IN1A} = V_{IN1B} = V_{DDA} = V_{DDB} = V_{IN4} = 3.3V$, CREFBP = 0.1μ F, T_A = -40°C to +85°C, Circuits of Figures 2 and 3, unless otherwise noted. Typical values are at T_A = +25°C. Limits are 100% production tested at T_A = +25°C, unless otherwise noted. Limits over the temperature range are guaranteed by design.)



Maxim Integrated

Power-Management ICs for ICERA E400 Platform

Typical Operating Characteristics (continued)

(MAX8982A/MAX8982P: VIN1A = VIN1B = 5V, MAX8982X: VIN1A = VIN1B = VDDA = VDDB = VIN4 = 3.3V, CREFBP = 0.1μ F, TA = -40°C to +85°C, Circuits of Figures 2 and 3, unless otherwise noted. Typical values are at TA = +25°C. Limits are 100% production tested at TA = +25°C, unless otherwise noted. Limits over the temperature range are guaranteed by design.)





Maxim Integrated

Power-Management ICs for ICERA E400 Platform

Typical Operating Characteristics (continued)

(MAX8982A/MAX8982P: VIN1A = VIN1B = 5V, MAX8982X: VIN1A = VIN1B = VDDA = VDDB = VIN4 = 3.3V, CREFBP = 0.1μ F, TA = -40°C to +85°C, Circuits of Figures 2 and 3, unless otherwise noted. Typical values are at TA = +25°C. Limits are 100% production tested at TA = +25°C, unless otherwise noted. Limits over the temperature range are guaranteed by design.)









BUCK3 LOAD REGULATION (MAX8982A/MAX8982P ONLY)



Power-Management ICs for ICERA E400 Platform

Typical Operating Characteristics (continued)

(MAX8982A/MAX8982P: VIN1A = VIN1B = 5V, MAX8982X: VIN1A = VIN1B = VDDA = VDDB = VIN4 = 3.3V, CREFBP = 0.1µF, TA = -40°C to +85°C, Circuits of Figures 2 and 3, unless otherwise noted. Typical values are at TA = +25°C. Limits are 100% production tested at $T_A = +25^{\circ}C$, unless otherwise noted. Limits over the temperature range are guaranteed by design.)



Maxim Integrated

600

1000

AC-COUPLED

50mV/div

1.5A

1mA

Power-Management ICs for ICERA E400 Platform

Typical Operating Characteristics (continued)

(MAX8982A/MAX8982P: VIN1A = VIN1B = 5V, MAX8982X: VIN1A = VIN1B = VDDA = VDDB = VIN4 = 3.3V, CREFBP = 0.1μ F, TA = -40°C to +85°C, Circuits of Figures 2 and 3, unless otherwise noted. Typical values are at TA = +25°C. Limits are 100% production tested at TA = +25°C, unless otherwise noted. Limits over the temperature range are guaranteed by design.)



Power-Management ICs for ICERA E400 Platform

Typical Operating Characteristics (continued)

(MAX8982A/MAX8982P: VIN1A = VIN1B = 5V, MAX8982X: VIN1A = VIN1B = VDDA = VDDB = VIN4 = 3.3V, CREFBP = 0.1μ F, TA = -40°C to +85°C, Circuits of Figures 2 and 3, unless otherwise noted. Typical values are at TA = +25°C. Limits are 100% production tested at TA = +25°C, unless otherwise noted. Limits over the temperature range are guaranteed by design.)





Power-Management ICs for ICERA E400 Platform

Pin Configurations



Power-Management ICs for ICERA E400 Platform

Pin Configurations (continued)



Power-Management ICs for ICERA E400 Platform

Pin Description

	NA	ME	
PIN	MAX8982A/ MAX8982P	MAX8982X	FUNCTION
GROUND	-		·
A3	GND	GND	Analog Ground
F1	PGND1	PGND1	Power Ground for BUCK1
E1	PGND2	PGND2	Power Ground for BUCK2
E7	PGND3	PGND3	Power Ground for BUCK3
F6, F7	PGND4	PGND4	Power Ground for BUCK4
INPUT SUP	PLY		
F4	IN1A	_	Input Supply to the IC. The operating voltage range for the MAX8982A is 4.1V to 5.5V. Connect three 330μ F tantalum capacitors as close as possible to IN1A and IN1B. Connect IN1A to IN1B.
Γ4	_	IN1A	Input Supply to the IC. The operating voltage range for the MAX8982X is 2.9V to 5.5V. Bypass with a 22μ F ceramic capacitor as close as possible to IN1A and IN1B. Connect IN1A to IN1B.
E4	IN1B	IN1B	Input Supply to the IC. Connect IN1B to IN1A.
C1	IN3	IN3	Input Supply for LDO4 and LDO9. Connect IN3 to the BUCK2 output. Bypass IN3 with a 2.2μ F ceramic capacitor as close as possible to IN3.
F3	IN4	—	Input Supply for LDO8. Bypass with a 1μ F ceramic capacitor as close as possible to IN4. The IN4 operating range is from 3.0V to 5.5V. Connect IN4 to either IN1A and IN1B.
	_	IN4	Connect IN4 to Both IN1A and IN1B
B7	V _{DDA}	_	Power Input for LDO1 and LDO2. Connect V_{DDA} to V_{DDB} . Bypass V_{DDA} with a 10µF ceramic capacitor as close as possible to V_{DDA} .
	_	V _{DDA}	Power Input for LDO1 and LDO2. Connect V _{DDA} to V _{DDB} , IN1A, and IN1B.
Da	V _{DDB}	_	Power Input for LDO3, LDO5, LDO6, and LDO7. Connect V _{DDB} to V _{DDA} .
B6	_	V _{DDB}	Power Input for LDO3, LDO5, LDO6, and LDO7. Connect V _{DDB} to V _{DDA} , IN1A, and IN1B.
BUCK CON	VERTERS		· · · · · · · · · · · · · · · · · · ·
F2	LX1	LX1	BUCK1 Inductor Connection. LX1 connects to the drains of the internal p-channel and n-channel MOSFETs.
D1	LX2	LX2	BUCK2 Inductor Connection. LX2 connects to the drains of the internal p-channel and n-channel MOSFETs.
D7	LX3	_	BUCK3 Inductor Connection. LX3 connects to the drains of the internal p-channel and n-channel MOSFETs.
	_	DNC	Do Not Connect
E5, F5	LX4	_	BUCK4 Inductor Connection. LX4 connects to the drains of the internal p-channel and n-channel MOSFETs. Connect the two LX4 bumps together externally.
	_	DNC	Do Not Connect
E2	BUCK1	BUCK1	BUCK1 Output Feedback
D2	BUCK2	BUCK2	BUCK2 Output Feedback
	BUCK3		BUCK3 Output Feedback
D6		DNC	Do Not Connect
E6	BUCK4	_	BUCK4 Output Feedback
	—	DNC	Do Not Connect

Power-Management ICs for ICERA E400 Platform

Pin Description (continued)

NAME		ME	
PIN	MAX8982A/ MAX8982P	MAX8982X	FUNCTION
LDO REGUL	ATORS		
C7	OUT1	OUT1	LDO1 Output. Bypass OUT1 with a 4.7µF ceramic capacitor. OUT1 supplies loads up to 300mA. The default output voltage is 2.7V.
A7	OUT2	OUT2	LDO2 Output. Bypass OUT2 with a 1μ F ceramic capacitor. OUT2 supplies loads up to 150mA. The default output voltage is 1.8V.
A6	OUT3	OUT3	LDO3 Output. Bypass OUT3 with a 1μ F ceramic capacitor. OUT3 supplies loads up to 150mA. The default output voltage is 2.8V.
B1	OUT4	OUT4	LDO4 Output. Bypass OUT4 with a 2.2µF ceramic capacitor. OUT4 supplies loads up to 50mA. The default output voltage is 0.9V.
C4	OUT5	OUT5	LDO5 Output. Bypass OUT5 with a 1 μ F ceramic capacitor. OUT5 supplies loads up to 150mA. The default output voltage is 3.0V.
A5	OUT6	OUT6	LDO6 Output. Bypass OUT6 with a 1 μ F ceramic capacitor. OUT6 supplies loads up to 150mA. The default output voltage is 2.7V.
B5	VSIM	VSIM	LDO7 Output. Bypass VSIM with a $1\mu F$ ceramic capacitor. VSIM supplies loads up to 150mA. The default output voltage is 3V.
B4	OUT8	_	LDO8 Output. Bypass OUT8 with a 1μ F ceramic capacitor. OUT8 supplies loads up to 150mA. The default output voltage is 3V.
		DNC	Do Not Connect
A2	OUT9	OUT9	LDO9 Output. Bypass OUT9 with a 2.2µF ceramic capacitor. OUT9 supplies loads up to 50mA. The default output voltage is 0.9V.
I ² C INTERFA	CE		
D4	SDA	SDA	I ² C Data. SDA is high impedance when off.
C5	SCL	SCL	I ² C Clock. SCL is high impedance when off.
CURRENT R	EGULATORS		
B2	DR1	DR1	Current Regulated Driver 1. Typically used to drive an LED. DR1 can be programmed to sink 3mA to 24mA in 8 steps (24mA default). If the flash timer is activated, the LED can be programmed to turn on/off in a preprogrammed pattern. See the <i>Embedded Flash Timer</i> section.
В3	DR2	DR2	Current Regulated Driver 2. Typically used to drive an LED. DR2 can be programmed to sink 3mA to 24mA in 8 steps (24mA default). If the flash timer is activated, the LED can be programmed to turn on/off in a preprogrammed pattern. See the <i>Embedded Flash Timer</i> section.
C2	DR3	DR3	Current Regulated Driver 3. Typically used to drive an LED. DR3 can be programmed to sink 3mA to 24mA in 8 steps (24mA default). If the flash timer is activated, the LED can be programmed to turn on/off in a preprogrammed pattern. See the <i>Embedded Flash Timer</i> section.
LOGIC INPU	TS		
E3	EN	EN	Active-High IC Enable Input
D5	PWR_REQ	PWR_REQ	Active-High to Enable All Designated Step-Down Regulators and LDOs in Sequence. Active-high/low to enable/disable all step-down converters and LDOs after power-on. The values in the BUCK1DVS1 and BUCK1DVS2 registers are reset to their defaults when PWR_REQ goes low in normal operation.
D3	DVS1	DVS1	BUCK1 Output Selection Input for DVS Function

Power-Management ICs for ICERA E400 Platform

Pin Description (continued)

	NA	ME					
PIN	MAX8982A/ MAX8982P MAX8982X		FUNCTION				
LOGIC OUTF	LOGIC OUTPUTS						
C6	ĪRQ	ĪRQ	Active-Low, Open-Drain Interrupt Output. Internal pullup resistor, 200k Ω , to BUCK2.				
C3	RESET	RESET	Active-Low, Open-Drain Reset Output. There is an internal $14 \text{k} \Omega$ pullup resistor to BUCK2.				
REFERENCE	OUTPUT						
A4	REFBP	REFBP	Reference Bypass. Connect the reference bypass capacitor from REFBP to GND. See Table 3. High impedance in off condition. V_{REFBP} is 0.8V (typ). Do not use to provide power to external circuitry.				
32kHz CLOC	32kHz CLOCK						
A1	N32kHz	N32kHz	32kHz Clock Output. This output is supplied from BUCK2.				

Table 1. Summary of Power Supplies

PARAMETER	BUCK1	BUCK2	BUCK3*	BUCK4*	OUT1	OUT2	OUT3	OUT4	OUT5	OUT6	OUT7 (VSIM)	OUT8*	OUT9
Function	Core	System IO	LDO INPUT	PA	RF	RF	Analog	PLL	SD	ТСХО	SIM	USB	BB
Default Voltage (V)	0.9	1.8	3.2	3.4	2.7	1.8	2.8	0.9	3.0	2.7	3.00	3.0	0.9
Continuous Output Current (mA)	1200**	600	600	1800	300	150	150	50	150	150	150	150	50
	1300***												
	0.600	N/A	2.90	3.00	2.65	1.5	2.65	0.8	2.80	2.65	1.80	3.00	0.8
	25mV step		2.95	3.05	2.70	1.8	2.70	0.9	2.90	2.70	3.00	3.10	0.9
			3.00	3.10	2.75	2.7	2.75	1.0	3.00	2.75		3.20	1.0
			3.05	3.15	2.80	1.7	2.80	1.1	3.20	2.80		3.30	1.1
			3.10	3.20	2.85		2.85	1.2		2.85			1.2
			3.15	3.25	2.90		2.90			2.90			
			3.20	3.30	2.95		2.95			2.95			
Programmable			3.25	3.35	3.00		3.00			3.00			
Voltage			3.30	3.40									
Options (V)			3.35	3.45									
			3.40	3.50									
			3.45	3.55									
			3.50	3.60									
			3.55	3.65									
			3.60	3.70									
			3.65	3.75									
	1.20												

*BUCK3, BUCK4, and OUT8 are for the MAX8982A/MAX8982P only.

**MAX8982A/MAX8982X.

***MAX8982P.

Power-Management ICs for ICERA E400 Platform

PARAMETER	BUCK1	BUCK2	BUCK3*	BUCK4*	OUT1	OUT2	OUT3	OUT4	OUT5	OUT6	OUT7 (VSIM)	OUT8*	OUT9
Default ON at Initial Startup	PWR_ REQ	ON	ON	OFF	PWR_ REQ	PWR_ REQ	ON	PWR_ REQ	OFF	PWR_ REQ	OFF	ON	ON
ON/OFF Control After Power-Up	I ² C or PWR_ REQ	l ² C or PWR_ REQ											
Default Active Discharge Resistor	OFF	ON	OFF										

Table 1. Summary of Power Supplies (continued)

*BUCK3, BUCK4, and OUT8 are for the MAX8982A/MAX8982P only.

Power-Management ICs for ICERA E400 Platform



Figure 1. MAX8982A/MAX8982P Typical Application Circuit and Functional Block Diagram

Power-Management ICs for ICERA E400 Platform

Table 2. External Component List for Figure 1

LOCATION	EXTERNAL COMPONENTS	NOTES			
IN1A, IN1B	3 x 330µF tantalum capacitors	Buck stability and GSM PA supply			
IN3	2.2µF	Input for LDO4 and LDO9			
IN4	1.0µF	Input for LDO8			
OUT1	4.7µF	LDO compensation and load transient response			
OUT2	1.0µF	LDO compensation			
OUT3	1.0µF	LDO compensation			
OUT4	2.2µF	LDO compensation			
OUT5	1.0µF	LDO compensation			
OUT6	1.0µF	LDO compensation			
VSIM (OUT7)	1.0µF	LDO compensation			
OUT8	1.0µF	LDO compensation			
OUT9	2.2µF	LDO compensation			
V _{DDA} , V _{DDB}	Total capacitance \geq total output capacitance for LDO1, LDO2, LDO3, LDO5, LDO6, and VSIM. Use a 10µF capacitor on V _{DDA} /V _{DDB} as recommended.	All LDOs stability			
BUCK1 for BB Core	2.2µF	For low noise, 1.2A continuous load			
BUCK2 for BB System IO	2.2µF	For low noise			
BUCK3 as LDO Input	2.2µF	For low noise			
BUCK4 for GSM PA/UMTS PA	2 x 22µF	Supply for both GSM PA and UMTS PA			
LX1	1μH to 4.7μH	2.2µH recommended (Table 60)			
LX2	1µH to 4.7µH	1.0µH recommended (Table 60)			
LX3	1µH to 4.7µH	2.2µH recommended (Table 60)			
LX4	1µH to 4.7µH	2.2µH recommended (Table 60)			
REFBP	0.1µF	Noise filter			
EN	A pulldown resistor, if necessary.				
Any Bump Required to Pass 8kV Module Level ESD	0.1µF	Absorb ESD energy			

Note: Input/output capacitance should be as close as possible to the IC. All capacitors are ceramic X5R or X7R, unless otherwise noted.

Power-Management ICs for ICERA E400 Platform



Figure 2. MAX8982X Typical Application Circuit and Functional Block Diagram

Power-Management ICs for ICERA E400 Platform

Table 3. External Component List for Figure 2

LOCATION	EXTERNAL COMPONENTS	NOTES			
IN1A, IN1B	22µF	Buck stability			
IN3	2.2µF	Input for LDO4 and LDO9			
IN4		Connect to IN1A and IN1B			
OUT1	4.7µF	LDO compensation and load transient response			
OUT2	1.0µF	LDO compensation			
OUT3	1.0µF	LDO compensation			
OUT4	2.2µF	LDO compensation			
OUT5	1.0µF	LDO compensation			
OUT6	1.0µF	LDO compensation			
VSIM (OUT7)	1.0µF	LDO compensation			
OUT9	2.2µF	LDO compensation			
V _{DDA} , V _{DDB}	Total capacitance ≥ total output capacitance for LDO1, LDO2, LDO3, LDO5, LDO6, and VSIM.	All LDOs stability. Connect V_{DDA} and V_{DDB} to IN1A and IN1B.			
BUCK1 for BB Core	2.2µF	For low noise, 1.2A continuous load			
BUCK2 for BB System IO	2.2µF	For low noise			
LX1	1µH to 4.7µH	2.2µH recommended (Table 60)			
LX2	1μH to 4.7μH	1.0µH recommended (Table 60)			
REFBP	0.1µF	Noise filter			
EN	A pulldown resistor, if necessary				
Any Bump Required to Pass 8kV Module Level ESD	0.1µF	Absorb ESD energy			

Note: Input/output capacitance should be as close as possible to the IC. All capacitors are ceramic X5R or X7R, unless otherwise noted.

Detailed Description

Power-On/Off Control

The power-on/off state diagram is shown in Figure 3. When the IN1_ supply voltage is valid and EN is high, the default power supplies turn on in sequence (Figure 4). Once powered up, any step-down or LDO output can be enabled or disabled through I²C, or they can be programmed to be controlled by the PWR_REQ logic input.

PWR_REQ

PWR_REQ is a control input from baseband chipset used to enable/disable specified regulators.

After power-up, when PWR_REQ goes logic-high, any step-down or LDO output programmed for PWR_REQ control is enabled in a predefined sequence. The regulators are powered up in four groups as shown in Figure 5. See the following for the regulators belonging to each group. When PWR_REQ goes logic-low, all regulators programmed for PWR_REQ control are turned off simultaneously.

Any regulator that is set to on or off though I²C is not affected by PWR_REQ, except for BUCK1. The programmed values in BUCK1DVS1 and BUCK1DVS2 are reset to their defaults when PWR_REQ goes low even in normal operation.

- Group A: BUCK3 (MAX8982A/MAX8982P only) LDO2 (default is PWR_REQ On mode) BUCK2
- Group B: LDO1 (default is PWR_REQ On mode) LDO3

BUCK4 (MAX8982A/MAX8982P only)

- Group C: LDO6 (default is PWR_REQ On mode) LDO5 LDO7
 - LDO8 (MAX8982A/MAX8982P only)
- Group D: BUCK1 (default is PWR_REQ On mode) LDO4 (default is PWR_REQ On mode) LDO9

Power-Management ICs for ICERA E400 Platform

Active Discharge

All regulators include an internal resistor for discharging the output when the regulator is shut down. In the default state (except BUCK2), this resistor is not connected so the output decay depends only on the applied load. To enable this discharge resistor, set the appropriate bit in the BUCK1-4ADIS, LDO1-8ADIS, or LDO9ADIS register. The active discharge resistor values are specified in the *General Electrical Characteristics* table.



Figure 3. Power-On/Off State Diagram with IN3 Connected to BUCK2 Output and IN4 Connected to IN1_. Default PWR_REQ Regulators Are Shown.

Power-Management ICs for ICERA E400 Platform



Figure 4. MAX8982_ Power-On Timing Diagram at Initial Startup with EN Connected to IN1_. BUCK3 and OUT8 Are for the MAX8982A/MAX8982P Only.
Power-Management ICs for ICERA E400 Platform



Figure 5. MAX8982_ Power-On Timing Diagram in PWR_REQ ON Mode After Power-Up

BUCK1, BUCK2, and BUCK3 Step-Down Converters

The step-down converters are optimized for high efficiency over a wide load range, small external component size, low output ripple, and excellent transient response. The step-down converters also feature an internal MOSFET switch with optimized on-resistance and an internal synchronous rectifier to maximize the efficiency and reduce the number of external components. The ICs use a proprietary hysteretic PWM control scheme that switches with a nearly fixed frequency. Figure 6 shows the frequency variation versus load current with a 5V input supply and at $T_A = +25^{\circ}C$.



Figure 6. Frequency Variation vs. Load Current with a 5V Input Supply

Setting the Output Voltage on BUCK1

The default output is 0.9V. The BUCK1 voltage is programmable through I²C from 0.6V to 1.2V in 25mV increments.

Dynamic Voltage Scaling (DVS) Function on Buck 1

BUCK1 includes DVS that allows two output voltages to be programmed through I²C, and an external control input to select between the two voltages. Toggling DVS1 changes the BUCK1 output voltage on-the-fly between the two programmed voltages (Figure 7). Each BUCK1DVS_ register specifies a voltage in the 0.6V to 1.2V range in 25mV increments.



Figure 7. DVS1 Logic Diagram

Power-Management ICs for ICERA E400 Platform

Ramp-Up/Down Slope Control on BUCK1

BUCK1 uses a controlled ramp rate when it is enabled and when changing between output voltage settings. Four programmable slew rates are available for BUCK1. The default value is 12.5mV/µs (Table 4). The same slew rate is applied for ramp-up/down.

Setting the Output Voltage on BUCK2

The BUCK2 output voltage is fixed at 1.8V. No programmable output is available.

Setting the Output Voltage on BUCK3

The BUCK3 default output is 3.2V. The BUCK3 output voltage is programmable from 2.9V to 3.65V in 50mV increments through I²C. BUCK3 is only available on the MAX8982A/MAX8982P.

BUCK4 Step-Down Converter for PA (Power Amplifier)

BUCK4 is a 2MHz fixed-frequency PWM step-down converter, typically used to supply the power amplifier (PA). The BUCK4 load capability is 1.8A. BUCK4 is only available on the MAX8982A/MAX8982P.

Setting the Output Voltage on BUCK4

The default output voltage is 3.4V. The BUCK4 output voltage is programmable between 3.0V and 3.75V in 50mV increments through I^2C .

Linear Regulators

All linear regulators are designed for low-drop, low noise, high PSRR, and low quiescent current to minimize power consumption. If the input voltage is above UVLO threshold and power-on is logic-high, the default linear regulator (LDO3) turns on. The other LDOs are turned on and off by the baseband processor through the I²C interface or PWR_REQ control signal. All LDO output voltages are programmable through the I²C interface within option voltages.

Table 4. BUCK1 Ramp-Up/Down SlopeControl Settings

RASD1[1]	RASD1[0]	SLEW RATE (mV/µs)
0	0	5
0	1	10
1	0	12.5 (default)
1	1	25

Reference Bypass (REFBP)

The reference bypass is for low noise filtering only and must not be loaded. Bypass REFBP with a 0.1μ F ceramic capacitor. The REFBP voltage is 0.8V (typ). Do not use REFBP to provide power to external circuitry.

Thermal Overload Protection

If the internal die temperature of any LDOs or stepdown regulators reaches +160°C, the ICs shut down the regulator locally. The regulator is reenabled after it cools by 10°C. The ICs also contain a single +125°C thermal detector located in the center of the die. When the temperature at the center of the die exceeds +125°C, this detector triggers and activates an interrupt.

Undervoltage Lockout (UVLO)

The ICs monitor the voltage at the IN1_ power input. When this voltage drops below 3.5V (MAX8982A) or 2.4V (MAX8982P/MAX8982X), the ICs shut down. The ICs turn on when this voltage rises above 3.8V (MAX8982A) or 2.7V (MAX8982P/MAX8982X) and EN is high. After a UVLO event, all registers are reset to their POR value.

Overvoltage Protection (OVP)

If the voltage on the IN1_ or IN4 inputs exceeds 5.75V (typ), the ICs shut down. When the supply voltage returns to within the valid operating range and EN is high, the ICs turn on and go through a normal power-up sequence. All registers are reset to their default power-on reset (POR) value.

Power-On Reset (POR)

Power-on reset (POR) for I²C occurs when the ICs turn off due to UVLO, OVP, or EN = Iow. This condition puts the IC into shutdown and then clears all previously programmed output voltages in the internal registers.

The programmed values in BUCK1DVS1 and BUCK1DVS2 are also reset to their defaults when PWR_REQ goes low in normal operation mode.



Figure 8. BUCK1 Ramp-Up/Down Slope Control

Power-Management ICs for ICERA E400 Platform



Figure 9. POR State Diagram

Current Regulators (DR1, DR2, DR3)

The ICs have three current regulators that can handle up to 24mA. The sink current for each current regulator is set from 3mA to 24mA in 3mA increments through I²C. The default set current is 24mA on each channel.

If a current other than the programmable options is required, a series resistor can be added to set a current from 0mA to 24mA (Figure 10). The resistor forces the current regulator to operate in dropout. Set the resistor value to $(V_{IN1_} - V_F)/I_{LED}$, where VF is the forward voltage of the LED at the desired current and ILED is the desired LED current. ILED must be less than the programmed current (24mA default).

Each current regulator has an embedded flash timer. The flash time is programmable through the I²C interface. This feature allows the system designer to generate a desired pattern on LED.

Embedded Flash Timer

The flash generator is clocked by the internal 32kHz oscillator. It consists of a counter that wraps at a programmable value to provide a configurable sequence period (tp). Up



Figure 10. Adding Series Resistors to Adjust LED Current

to four on-pulses can be programmed in this sequence and the start time for each pulse is programmed individually (t_1 - t_4). The programmable LED on-time (t_{ON}) for each pulse is the same for each pulse. The flash timing is shown in Figure 11. The dimming current can be changed at any time.

IRQ Description

The ICs use the IRQ to indicate to the baseband processor that their status has changed. The IRQ signal is asserted (pulls low) whenever an interrupt is triggered. The baseband controller shall read the interrupt register to find sources of interrupt. IRQ is cleared (high) as soon as the read sequence of the last IRQ register that contains an active interrupt starts. If an interrupt is captured during the read sequence, IRQ becomes active (low) after minimum 24 cycles of the I²C clock. An interrupt can be masked to prevent IRQ from being asserted for the masked event. A mask bit in the IRQM register implements masking.

For UVLO interrupt bit, the bit status is only maintained as long as V_{BUS} is higher than 2.0V in any conditions.



Figure 11. Flash Timing Diagram

Power-Management ICs for ICERA E400 Platform



Figure 12. I²C Bit Transfer

RESET SIGNAL to B/B Chipset

The ICs include one dedicated reset output called RESET. This is the reset signal for the core and RTB (real-time block) in baseband. RESET goes high after the ICs' power-up sequence is complete. RESET is pulled low when the ICs are shut down (due to input supply out of range or EN goes low).

I²C Serial Interface

An I²C-compatible, 2-wire serial interface is used for regulator on/off control, setting output voltages, LED control, and other functions. See Table 5 for the complete register map.

The I²C serial bus consists of a bidirectional serial-data line (SDA) and a serial-clock line (SCL). I²C is an opendrain bus. SDA and SCL require pullup resistors (500 Ω or greater). Optional 24 Ω resistors in series with SDA and SCL help to protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus lines.

Bit Transfer

One data bit is transferred for each SCL clock cycle. The data on SDA must remain stable during the high portion of the SCL clock pulse (Figure 12). Changes in SDA while SCL is high are control signals (START and STOP conditions).

START and STOP Conditions

Each transmit sequence is framed by a START (S) condition and a STOP (P) condition. Each packet is 9 bits long; 8 bits of data followed by the acknowledge bit. The ICs support data transfer rates with a SCL frequency up to 400kHz.



Figure 13. START and STOP Conditions

Both SDA and SCL remain high when the bus is not busy. The master device initiates communication by issuing a START condition. A START condition is a high-to-low transition of SDA, while SCL is high. A STOP condition is a low-to-high transition of the data line while SCL is high (Figure 13).

A START condition from the master signals the beginning of a transmission to the ICs. The master terminates transmission by issuing a not acknowledge followed by a STOP condition. See the *Acknowledge* section for more information. The STOP condition frees the bus. To issue a series of commands to the slave, the master can issue

Power-Management ICs for ICERA E400 Platform

REPEATED START (Sr) commands instead of a STOP command to maintain control of the bus. In general, a REPEATED START command is functionally equivalent to a regular START command.

When a STOP condition or incorrect address is detected, the ICs internally disconnect SCL from the serial interface until the next START condition, minimizing digital noise and feedthrough.

System Configuration

A device on the I²C bus that generates a message is called a transmitter, and a device that receives the message is a receiver. The device that controls the message is the master, and the devices that are controlled by the master are called slaves (Figure 14).

The ICs are slave transmitter/receiver devices, and the B/B chipset is a master transmitter/receiver. The master initiates data transfer on the bus and generates SCL to permit data transfer.

Acknowledge The number of data bytes between the START and STOP conditions for the transmitter and receiver are unlimited. Each 8-bit byte is followed by an acknowledge bit. The acknowledge bit is a high-level signal put on SDA by the transmitter during which time the master generates an extra acknowledge-related clock pulse. A slave receiver

that is addressed must generate an acknowledge after each byte it receives. Also, a master receiver must generate an acknowledge after each byte it receives that has been clocked out of the slave transmitter. See Figure 15.

The device that acknowledges must pull down the DATA line during the acknowledge clock pulse, so that the DATA line is stable low during the high period of the acknowledge clock pulse (setup and hold times must also be met). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case, the transmitter must leave SDA high to enable the master to generate a STOP condition.



Figure 14. Master/Slave Configuration



Figure 15. I²C Acknowledge

Power-Management ICs for ICERA E400 Platform



Figure 16. I²C Timing Diagram



Figure 17. Writing to the ICs

Slave Address

The ICs act as a slave transmitter/receiver. The slave address of the ICs is:

10000010 (0x82) for write operations

10000011 (0x83) for read operations

The least significant bit is the read/write indicator.

1	0	0	0	0	0	1	R/W
---	---	---	---	---	---	---	-----

Write Operations

Use the following procedure to write to a sequential block of registers (Figure 17):

- 1) The master sends a start command.
- 2) The master sends the 7-bit slave address followed by a write bit (0x82).
- 3) The addressed slave asserts an acknowledge by pulling SDA low.

Power-Management ICs for ICERA E400 Platform

- 4) The master sends the 8-bit register pointer of the first register to write.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a data byte.
- 7) The slave acknowledges the data byte.
- 8) The slave updates with the new data.
- 9) Steps 6 to 8 are repeated for as many registers in the block, with the register pointer automatically incremented each time.
- 10) The master sends a STOP condition.

Read Operations

Use the following method to read a sequential block of registers (Figure 18):

- 1) The master sends a start command.
- 2) The master sends the 7-bit slave address followed by a write bit (0x83).
- The addressed slave asserts an acknowledge by pulling SDA low.

- 4) The master sends an 8-bit register pointer of the first register in the block.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a repeated START condition.
- 7) The master sends the 7-bit slave address followed by a read bit.
- 8) The slave asserts an acknowledge by pulling SDA low.
- 9) The slave sends the 8-bit data (contents of the register).
- 10) The master asserts an acknowledge by pulling SDA low when there is more data to read, or a not acknowledge by keeping SDA high when all data has been read.
- 11) Steps 9 and 10 are repeated for as many registers in the block, with the register pointer automatically incremented each time.
- 12) The master sends a STOP condition.

The register pointer can be omitted from the above procedure when starting from register 0x00.



Figure 18. Reading from the ICs

Power-Management ICs for ICERA E400 Platform

Table 5. Register Map

ADDRESS (HEX)	POR (HEX)	R/W	NAME	BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
02		R	CHIPID	Reserved	Reserved	PAS	S[1:0]	Reserved	Reserved	Reserved	VOPTION
03	00	R/W	IRQM	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	UVLOFM	HIGHTMPM
13	00	R/W	IRQ	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	UVLOF	HIGHTMP
14	N/A	R	STATUS	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	UVLOF	HIGHTMP
18	00	R/W	LED1FT1	Reserved	Reserved	Reserved	FLASHEN		LD1TC	DN[3:0]	
19	00	R/W	LED1FT2	Reserved				LD1T1[6:0]]		
1A	00	R/W	LED1FT3	Reserved				LD1T2[6:0]]		
1B	00	R/W	LED1FT4	Reserved				LD1T3[6:0]]		
1C	00	R/W	LED1FT5	Reserved				LD1T4[6:0]]		
1D	00	R/W	LED1FT6	Reserved				LD1TP[6:0]]		
20	00	R/W	LED2FT1	Reserved	Reserved	Reserved	FLASHEN		LD2TC	DN[3:0]	
21	00	R/W	LED2FT2	Reserved				LD2T1[6:0]]		
22	00	R/W	LED2FT3	Reserved				LD2T2[6:0]]		
23	00	R/W	LED2FT4	Reserved				LD2T3[6:0]]		
24	00	R/W	LED2FT5	Reserved				LD2T4[6:0]]		
25	00	R/W	LED2FT6	Reserved				LD2TP[6:0]]		
28	00	R/W	LED3FT1	Reserved	Reserved	Reserved	FLASHEN	LD3TON[3:0]			
29	00	R/W	LED3FT2	Reserved				LD3T1[6:0]]		
2A	00	R/W	LED3FT3	Reserved				LD4T2[6:0]]		
2B	00	R/W	LED3FT4	Reserved				LD4T3[6:0			
2C	00	R/W	LED3FT5	Reserved				LD4T4[6:0]			
2D	00	R/W	LED3FT6	Reserved				LD4TP[6:0			
3D	47	R/W	BUCK1	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	BUCK	(1[1:0]
3F	0C	R/W	BUCK1DVS1	Reserved	Reserved	Reserved			SD1[4:0]		
40	0C	R/W	BUCK1DVS2	Reserved	Reserved	Reserved			SD1[4:0]		
45	45	R/W	BUCK2	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	BUCK	(2[1:0]
4C	03	R/W	LDO1	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved		1[1:0]
4D	04	R/W	LDO1V	Reserved	Reserved	Reserved			L1[4:0]		
4E	03	R/W	LDO2	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO	2[1:0]
4F	04	R/W	LDO2V	Reserved	Reserved	Reserved			L2[4:0]		
50	01	R/W	LDO3	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO	3[1:0]
51	07	R/W	LDO3V	Reserved	Reserved	Reserved			L3[4:0]		
52	03	R/W	LDO4	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO-	4[1:0]
53		R/W	LDO4V	Reserved	Reserved	Reserved			L4[4:0]		-
54		R/W	LDO5	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO	5[1:0]
55		R/W	LDO5V	Reserved	Reserved	Reserved			L5[4:0]		
56		R/W	LDO6	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO	6[1:0]
57		R/W	LDO6V	Reserved	Reserved	Reserved			L6[4:0]	8	
58		R/W	VSIM	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO	7[1:0]
59		R/W	VSIMV	Reserved	Reserved	Reserved			L7[4:0]		

Power-Management ICs for ICERA E400 Platform

ADDRESS (HEX)	POR (HEX)	R/W	NAME	BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
5A	01	R/W	LDO8	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	d LDO8[1:0]	
5B	06	R/W	LDO8V	Reserved	Reserved	Reserved			L8[4:0]		
5C	01	R/W	LDO9	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO:	9[1:0]
5D	00	R/W	LDO9V	Reserved	Reserved	Reserved			L9[4:0]		
6B	00	R/W	LED_EN	Reserved	Reserved	Reserved	Reserved	Reserved	LED3EN	LED2EN	LED1EN
70	03	R/W	ON/OFF	Reserved	Reserved	Reserved	BUCK	4[1:0]	BUCK	3[1:0]	32KCLK
72	06	R/W	BUCK3	Reserved	Reserved	Reserved	Reserved		SD3	SD3[3:0]	
73	08	R/W	BUCK4	Reserved	Reserved	Reserved	Reserved		SD4	[3:0]	
75	3F	R/W	CURRENTREG1	Reserved	Reserved		DR1[2:0]			DR2[2:0]	
76	07	R/W	CURRENTREG2	Reserved	Reserved	Reserved	Reserved	Reserved		DR3[2:0]	
77	02	R/W	RAMP	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	RASD	1[1:0]
78	04	R/W	BUCK1-4ADIS	Reserved	Reserved	Reserved	Reserved	SD1ADIS	SD2ADIS	SD3ADIS	SD4ADIS
79	00	R/W	LDO1-8ADIS	LDO1ADIS	LDO2ADIS	LDO3ADIS	LDO4ADIS	LDO5ADIS	LDO6ADIS	LDO7ADIS	LDO8ADIS
7A	00	R/W	LDO9ADIS	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO9ADIS

Table 5. Register Map (continued)

Table 6. CHIPID Register

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
02	—	R	Reserved								
NAME	PO	R		DESCRIPTION							
VOPTION	_	_		option (MAX8 It option (MA	,	X8982P)					
PASS[1:0]		_	Chip revisio	Chip revision version							

Table 7. IRQM Register (Interrupt Mask)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
03	00	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	UVLOFM	HIGH TMPM
NAME	PC	DR		DESCRIPTION						
HIGH TMPM	C)	0: Interrupt 1: Mask HIC	t enabled. GHTMP inter	rupt.					
UVLOFM	C)		D: Interrupt enabled. 1: Mask UVLOF interrupt.						

Note: The IRQM register is effective only as long as IN1A and IN1B are higher than the falling UVLO threshold. If the IN1A and IN1B are below the falling UVLO threshold, this IRQM register resets to the POR value.

Power-Management ICs for ICERA E400 Platform

Table 8. IRQ Register

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
13	00	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	UVLOF	HIGH TMP
NAME	PC	R		DESCRIPTION						
HIGH TMP	C)	-	-	e event dete detects +125					
UVLOF	C)		D: No UVLO event detected. 1: UVLO falling is detected.						

Note: The IRQ register is effective only as long as IN1A and IN1B are higher than 2.0V. If the IN1A and IN1B are below 2.0V, these registers reset to the POR value.

Table 9. STATUS Register

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
14	N/A	R	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	UVLOF	HIGH TMP	
NAME	PC	R		DESCRIPTION							
HIGHTMP	_	_	0: T _J < +12 1: T _J > +12								
UVLOF	_	_	0): Falling UVLO threshold is not detected. I: Falling UVLO threshold is detected.							

Table 10. LED1FT1 Register (LED1 (DR1) Flash Timer On/Off and TON Adjust)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
18	00	R/W	Reserved	Reserved	Reserved	FLASHEN		LD1TC	DN[3:0]			
NAME	PC)R		DESCRIPTION								
FLASHEN	C)		lasher is enabled. Iasher is disabled.								
						BIT				(ma)		
					3		2		1	0		t _{ON} (ms)
			0		0		0	0		25		
LD1TON[3:0]	00	00	0		0		0	1		50		
	0000											
		-					-					
			1		1		1	1		400		
			From 25ms	From 25ms to 400ms in 25ms increments.								

Power-Management ICs for ICERA E400 Platform

Table 11. LED1FT2 Register (LED1 (DR1) Flash Timer t₁ Setting)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0																			
19	00	R/W	Reserved				LD1T1[6:0]																						
NAME	PC)R			DESCRIPTION																								
						BIT				t ₁ TIME																			
					6	5	4	3	2	1	0	(ms)																	
			0	0	0	0	0	0	0	0																			
		000	0	0	0	0	0	0	1	25																			
LD1T1[0:6]	0000000	0000000 -	0000000	000000	0000000	0000000 -	0000000 -	0000000 -		0000000	0000000	0000000	0000000	0000000	0000000	0000000	0000000	0000000	0000000	0000000	0000000	•	•	•				•	
		_	-	•	•	•	-	-	-	•																			
				1	1	1	1	1	1	1	3175																		
			From 0ms to	3175ms in	25ms increr	ments.																							

Table 12. LED1FT3 Register (LED1 (DR1) Flash Timer t₂ Setting)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
1A	00	R/W	Reserved				LD1T2[6:0]					
NAME	PC	DR		DESCRIPTION								
						BIT				t ₂ TIME		
			6	5	4	3	2	1	0	(ms)		
			0	0	0	0	0	0	0	0		
	0000000	0000000	0000000	0000000	0	0	0	0	0	0	0	25
LD1T2[0:6]					0000000	0	0	0	0	0	1	0
	6] 0000000											
			•	•	•	•	•	•	•	·		
		1	1	1	1	1	1	1	3175			
		From Oms t	o 3175ms in	25ms increr	nents.							

Table 13. LED1FT4 Register (LED1 (DR1) Flash Timer t₃ Setting)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0																		
1B	00	R/W	Reserved				LD1T3[6:0]																					
NAME	PC	DR		DESCRIPTION																								
						BIT				t ₃ TIME																		
			6	5	4	3	2	1	0	(ms)																		
			0	0	0	0	0	0	0	0																		
			0	0	0	0	0	0	1	25																		
LD1T3[6:0]	0000	0000	0	0	0	0	0	1	0	50																		
			•	•	•	-	-		•	•																		
																						•	•	•	-	-	•	•
			1	1	1	1	1	1	1	3175																		
		From Oms t	o 3175ms in	25ms increr	nents.																							

Power-Management ICs for ICERA E400 Platform

Table 14. LED1FT5 Register (LED1 (DR1) Flash Timer t4 Setting)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
1C	00	R/W	Reserved				LD1T4[6:0]				
NAME	PC	DR				DESCF	RIPTION				
						BIT				t ₄ TIME	
			6	5	4	3	2	1	0	(ms)	
			0	0	0	0	0	0	0	0	
	0000000		0	0	0	0	0	0	1	25	
LD1T4[6:0]		0000000	0000000	0	0	0	0	0	1	0	50
			-	•	-	-	-		•	-	
			1	1	1	1	1	1	1	3175	
			From 0ms t	o 3175ms in	25ms increr	ments.					

Table 15. LED1FT6 Register (LED1 (DR1) Flash Timer tp Setting)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
1D	00	R/W	Reserved				LD1TP[6:0]			
NAME	PC	R		DESCRIPTION						
						BIT				t _P TIME
			6	5	4	3	2	1	0	(ms)
		0	0	0	0	0	0	0	0	
			0	0	0	0	0	0	1	25
LD1TP[6:0]	0000000	0000000	0	0	0	0	0	1	0	50
			0	0	0	0	0	1	1	75
				•	•	•	•	•	•	•
				-	-	-	-	-		
			1	1	1	1	1	1	1	3175
			From 0ms t	o 3175ms in	25ms increr	nents.				

Table 16. LED2FT1 Register (LED2 (DR2) Flash Timer On/Off and ton Adjust)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0			
20	00	R/W	Reserved	Reserved	Reserved	Flash EN		LD2TC	DN[3:0]				
NAME	PC	R				DESCF	RIPTION						
			1: Flasher i 0: Flasher	s enabled. is disabled.									
						BIT							
				3	2		1	0	v	_{DN} TIME (ms)			
		20		0	0		0	0		25			
LD2TON[3:0]	000	00		0	0		0	1		50			
				•	•		•	•		-			
				1	1		1	1		400			
			From 25ms	to 400ms in	25ms incren	nents.							

Power-Management ICs for ICERA E400 Platform

Table 17. LED2FT2 Register (LED2 (DR2) Flash Timer t₁ Setting)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
21	00	R/W	Reserved				LD2T1[6:0]			
NAME	PC	R		DESCRIPTION						
						BIT				t ₁ TIME
			6	5	4	3	2	1	0	(ms)
			0	0	0	0	0	0	0	0
LD2T1[6:0]	0000	0000000 0		0	0	0	0	0	1	25
		•	•	•	•	•	•	•	•	
								-		-
			1	1	1	1	1	1	1	3175
		F	From 0ms t	o 3175ms in	25ms incren	nents.				

Table 18. LED2FT3 Register (LED2 (DR2) Flash Timer t₂ Setting)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
22	00	R/W	Reserved				LD2T2[6:0]			
NAME	PC	DR		DESCRIPTION						
						BIT				t ₂ TIME
			6	5	4	3	2	1	0	(ms)
			0	0	0	0	0	0	0	0
LD2T2[6:0]	0000	000	0	0	0	0	0	0	1	25
		0000	•	•	•	•	•	•	•	•
			-		-	-	-		-	
			1	1	1	1	1	1	1	3175
			From 0ms t	o 3175ms in	25ms increr	nents.				

Table 19. LED2FT4 Register (LED2 (DR2) Flash Timer t₃ Setting)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
23	00	R/W	Reserved				LD2T3[6:0]			
NAME	PC	DR				DESCR	IPTION			
						BIT				t ₃ TIME
			6	5	4	3	2	1	0	(ms)
				0	0	0	0	0	0	0
			0	0	0	0	0	0	1	25
LD2T3[6:0]	0000	0000	0	0	0	0	0	1	0	50
			•	•	•	•	•	•	•	
			•	•	•	•	•	•	•	•
			1	1	1	1	1	1	1	3175
			From 0ms t	o 3175ms in	25ms incren	nents.				

Power-Management ICs for ICERA E400 Platform

Table 20. LED2FT5 Register (LED2 (DR2) Flash Timer t4 Setting)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
24	00	R/W	Reserved				LD2T4[6:0]			
NAME	PC	DR				DESCR				
						BIT				t ₄ TIME
			6	5	4	3	2	1	0	(ms)
			0	0	0	0	0	0	0	0
			0	0	0	0	0	0	1	25
LD2T4[6:0]	0000	0000	0	0	0	0	0	1	0	50
							-	-	-	-
			•	•	•	-	•	-	•	•
			1	1	1	1	1	1	1	3175
		Fr	From Oms t	o 3175ms in	25ms increr	nents.				

Table 21. LED2FT6 Register (LED2 (DR2) Flash Timer tp Setting)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
25	00	R/W	Reserved				LD2TP[6:0]					
NAME	PC	DR				DESCR	IPTION					
						BIT				t _P TIME		
			6	5	4	3	2	1	0	(ms)		
					0	0	0	0	0	0	0	0
			0	0	0	0	0	0	1	25		
LD2TP[6:0]	0000000	0000000	0	0	0	0	0	1	0	50		
				•		•	•	•	•	•	-	
			•	•	•	•	•	•	•	•		
			1	1	1	1	1	1	1	3175		
			From 0ms t	o 3175ms in	25ms increr	nents.						

Table 22. LED3FT1 Register (LED3 (DR3) Flash Timer On/Off and ton Adjust)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
28	00	R/W	Reserved	Reserved	Reserved	FLASHEN		LD3TC	DN[3:0]			
NAME	PC	R				DESCR	IPTION					
FLASHEN	C)	1: Flasher i 0: Flasher	s enabled. is disabled.								
						BIT				TIME (ma)		
			3		2		1	0	ION	TIME (ms)		
			0		0		0	0		25		
LD3TON[3:0]	000	0	0		0		0	1		50		
		50			•			•		•		
			-		-							
			1		1		1	1		400		
			From 25ms	to 400ms in	25ms increr	nents.						

Power-Management ICs for ICERA E400 Platform

Table 23. LED3FT2 Register (LED3 (DR3) Flash Timer t1 Setting

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
29	00	R/W	Reserved				LD3T1[6:0]					
NAME	PC	R				DESCR	IPTION					
						BIT				t ₁ TIME		
	-				6	5	4	3	2	1	0	(ms)
			0	0	0	0	0	0	0	0		
	0000000	-	0	0	0	0	0	0	1	25		
LD3T1[6:0]		0000000	0	0	0	0	0	1	0	50		
			•	•	•	•	•	•	•			
			•	•	•	•	•	•	•	•		
			1	1	1	1	1	1	1	3175		
			From Oms t	o 3175ms in	25ms incren	nents.						

Table 24. LED3FT3 Register (LED3 (DR3) Flash Timer t₂ Setting)

ADRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
2A	00	R/W	Reserved				LD3T2[6:0]			
NAME	PC	R				DESCR				
						BIT				t ₂ TIME
			6	5	4	3	2	1	0	(ms)
			0	0	0	0	0	0	0	0
	0000	0000000	0	0	0	0	0	0	1	25
LD3T2[6:0]	000000			•						•
			-	•	-	•	•	•		-
			1	1	1	1	1	1	1	3175
			From 0ms t	o 3175ms in	25ms increr	nents.				

Table 25. LED3FT4 Register (LED3 (DR3) Flash Timer t₃ Setting)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
2B	00	R/W	Reserved				LD3T3[6:0]			
NAME	PC	R		DESCRIPTION						
						BIT				t ₃ TIME
			6	5	4	3	2	1	0	(ms)
			0	0	0	0	0	0	0	0
			0	0	0	0	0	0	1	25
LD3T3[6:0]	0000	0000	0	0	0	0	0	1	0	50
	0.0] 0000000		•		•			•		
			•	•	•	•	•	•	•	•
			1	1	1	1	1	1	1	3175
				o 3175ms in	25ms increr	nents.				

Power-Management ICs for ICERA E400 Platform

Table 26. LED3FT5 Register (LED3 (DR3) Flash Timer t4 Setting)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0			
2C	00	R/W	Reserved				LD3T4[6:0]						
NAME	PC	DR		DESCRIPTION									
				BIT									
			6							(ms)			
			0	0	0	0	0	0	0	0			
			0	0	0	0	0	0	1	25			
LD3T4[6:0]	0000	0000	0	0	0	0	0	1	0	50			
									-				
								-	•	•	•	-	-
			1	1	1	1	1	1	1	3175			
			From Oms t	o 3175ms ir	25ms increr	nents.							

Table 27. LED3FT6 Register (LED3 (DR3) Flash Timer tp Setting)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
2D	00	R/W	Reserved				LD3TP[6:0]			
NAME	PC	DR		DESCRIPTION						
			BIT							t _P TIME
			6	5	4	3	2	1	0	(ms)
			0	0	0	0	0	0	0	0
			0	0	0	0	0	0	1	25
	0000	0000000	0	0	0	0	0	1	0	50
LD3TP[6:0]		0000	0	0	0	0	0	1	1	75
			•	-	-	-	-		•	
			•	•	•	•	•	•	•	•
			1	1	1	1	1	1	1	3175
			From 0ms t	o 3175ms in	25ms increi	ments.				

Table 28. BUCK1 Register (On/Off Control for BUCK1)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
3D	47	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	BUCK	(1[1:0]	
BITS	5 7:2		Reserved,	write 01000	1 to these b	its.					
BIT 1	BIT	Γ0				DESCF	RIPTION				
0	C)	BUCK1 off	(in I ² C on m	iode).						
0	1		BUCK1 on	(in I ² C on m	iode).						
1	C)	BUCK1 on	ICK1 on (in PWR_REQ on mode) (Group D).							
1	1		BUCK1 on	(in PWR_R	EQ on mode	e) (Group D)					

Power-Management ICs for ICERA E400 Platform

Table 29. BUCK1DVS1 Register (Output Voltage Setting for BUCK1 (DVS1 = Low))

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
3F	0C	R/W	Reserved	Reserved	Reserved		1	SD1[4:0]		1
BITS	\$ 7:5		Reserved	, write 000 to	o these bits.					
					DESCRIP	ΓΙΟΝ				
BIT 4		BIT	3	BIT 2	Bľ	Г1	BIT 0		V _{PROG} (V)
0		0		0	()	0		0.600	
0		0		0	()	1		0.625	
0		0		0		1	0		0.650	
0		0		0	-	1	1		0.675	
0		0		1)	0		0.700	
0		0		1	()	1		0.725	
0		0		1	-	1	0		0.750	
0		0		1		1	1		0.775	
0		1		0	()	0		0.800	
0		1		0	()	1		0.825	
0		1		0	-	1	0		0.850	
0		1		0		1	1		0.875	
0		1		1)	0		0.900	
0		1		1	()	1		0.925	
0		1		1	-	1	0		0.950	
0		1		1	-	1	1		0.975	
1		0		0)	0		1.000	
1		0		0	()	1		1.025	
1		0		0		1	0		1.050	
1		0		0		1	1		1.075	
1		0		1)	0		1.100	
1		0		1	(1		1.125	
1		0		1		1	0		1.150	
1		0		1		1	1		1.175	
1		1		Х	>	<	Х		1.200	

X = Don't care.

Power-Management ICs for ICERA E400 Platform

Table 30. BUCK1DVS2 Register (Output Voltage Setting for BUCK1 (DVS1 = High))

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
40	0C	R/W	Reserved	Reserved	Reserved			SD1[4:0]			
BITS 7:	5	Reser	ved, write 0	00 to these	bits.						
					DESCRIP	ΓΙΟΝ					
BIT 4		BIT	3	BIT 2	BIT	1	BIT 0		V _{PROG} (V)		
0		0		0	0		0		0.600		
0		0		0	0		1		0.625		
0		0		0	1		0		0.650		
0		0		0	1		1		0.675		
0		0		1	0		0		0.700		
0		0		1	0		1		0.725		
0		0		1	1	0			0.725 0.750 0.775		
0		0		1	1		1		0.775		
0		1		0	0		0		0.800		
0		1		0	0		1		0.825		
0		1		0	1		0		0.850		
0		1		0	1		1		0.875		
0		1		1	0		0		0.900		
0		1		1	0		1		0.925		
0		1		1	1		0		0.950		
0		1		1	1		1		0.975		
1		0		0	0		0		1.000		
1		0		0	0		1		1.025		
1		0		0	1		0		1.050		
1		0		0	1		1		1.075		
1		0		1	0		0	1.100			
1		0		1	0		1	1.125			
1		0		1	1		0	1.150			
1		0		1		1			1.175		
1		1		Х	X		Х		1.200		

X = Don't care.

Power-Management ICs for ICERA E400 Platform

Table 31. BUCK2 Register (On/Off Control for BUCK2)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
45	45	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	BUCK	(2[1:0]	
BITS	7:2		Reserved,	write 01000	1 to these b	its.					
BIT 1	Bľ	Т 0				DESCF	IPTION				
0	()	BUCK2 off	(in I ² C on m	iode).						
0	-	1	BUCK2 on	(in I ² C on r	node).						
1	()	BUCK2 on	BUCK2 on (in PWR_REQ on mode) (Group A).							
1	-	1	BUCK2 on	(in PWR_RE	Q on mode)	(Group A).					

Table 32. LDO1 Register (On/Off Control for LDO1)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
4C	03	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO	1[1:0]
BITS	7:2		Reserved,	write 00000	0 to these b	its.				
BIT 1	BI	Г 0				DESCF				
0	()	LDO1 off (i	n I ² C on mo	de).					
0	-	1	LDO1 on (i	n I ² C on mo	de).					
1	()	LDO1 on (i	DO1 on (in PWR_REQ on mode) (Group B).						
1	1	1	LDO1 on (in PWR_RE	Q on mode)	(Group B).				

Table 33. LDO1V Register (Output Voltage Setting for OUT1)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
4D	04	R/W	Reserved	Reserved	Reserved			L1[4:0]			
BIT	S 7:5		Reserved,	write 000 to	these bits.						
					DESCRIPT	ION					
BIT 4	BIT :	3	BIT 2	BIT 1	BIT	0		V _{PROG}	(V)		
0	0		0	0	0		2.65				
0	0		0	0	1		2.65				
0	0		0	1	0		2.65				
0	0		0	1	1			2.65			
0	0		1	0	0			2.70			
0	0		1	0	1			2.70			
0	0		1	1	0			2.75			
0	0		1	1	1			2.80			
0	1		0	0	0			2.85			
0	1		0	0	1			2.90			
0	1		0	1	0		2.95				
0	1		0	1	1		3.00				
0	1		1	Х	Х		3.00				
1	Х		Х	Х	Х		3.00				

X = Don't care.

Power-Management ICs for ICERA E400 Platform

Table 34. LDO2 Register (ON/OFF Control for LDO2)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
4E	03	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO2	2[1:0]
BITS	7:2		Reserved,	write 00000	0 to these b	its.				
BIT 1	BI	Г 0				DESCR	IPTION			
0	0)	LDO2 off (i	n I ² C on mo	de).					
0	-	1	LDO2 on (i	n I ² C on mo	de).					
1	()	LDO2 on (i	n PWR_REQ	on mode) (C	Group A).				
1	1	1	LDO2 on (in PWR_RE	Q on mode)	(Group A).				

Table 35. LDO2V Register (Output Voltage Setting for OUT2)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
4F	04	R/W	Reserved	Reserved	Reserved			L2[4:0]				
BITS	7:5		Reserved,	write 000 to	these bits.							
					DESCRIPT	ION						
BIT 4		BIT	3	BIT 2	BIT	1	BIT 0	i neu ()				
0		0		0	C		0		1.50			
0		0		0	C		1		1.50			
0		0		0	1		0		1.50			
0		0		0	1		1		1.50			
0		0		1	0		0		1.80			
0		0		1	C		1		2.70			
0		0		1	1		0		2.70			
0		0		1	1		1		2.70			
0		1		0	C		0		2.70			
0		1		0	C		1		2.70			
0		1		0	1		0		2.70			
0		1		0	1		1		1.70			
0		1		1	X		Х		1.70			
1		Х		Х	X		Х		1.70			

X = Don't care.

Table 36. LDO3 Register (On/Off Control for LDO3)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
50	01	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO	3[1:0]
BITS	7:2		Reserved, v	eserved, write 000000 to these bits.						
BIT 1	BIT	0				DESCR	IPTION			
0	0)	LDO3 off (ir	1 ² C on mod	le).					
0	1		LDO3 on (ii	n l²C on mo	de).					
1	0)	LDO3 on (ir	PWR_REQ	on mode) (G	aroup B).				
1	1		LDO3 on (ir	PWR_REQ	on mode) (G	Group B).				

Power-Management ICs for ICERA E400 Platform

Table 37. LDO3V Register (Output Voltage Setting for OUT3)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
51	07	R/W	Reserved	Reserved	Reserved			L3[4:0]			
BITS	6 7:5		Reserved,	write 000 to	these bits.						
					DESCRIPT	ION					
BIT 4		BIT	3	BIT 2	BI	1	BIT 0		V _{PROG} (V	/)	
0		0		0	C	0 0		2.65			
0		0		0	C)	1		2.65		
0		0		0	1		0		2.65 2.65		
0		0		0	1		1		2.65		
0		0		1	C)	0		2.70		
0		0		1	C)	1		2.70		
0		0		1	1		0		2.75		
0		0		1	1		1		2.80		
0		1		0	C)	0		2.85		
0		1		0	0)	1		2.90		
0		1		0	1		0		2.95		
0		1		0	1		1		3.00		
0		1		1	X	(Х		3.00		
1		Х		Х	>	(Х		3.00		

X = Don't care.

Table 38. LDO4 Register (On/Off Control for LDO4)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
52	03	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO	4[1:0]
BITS	7:2		Reserved,	write 00000	0 to these b	its.				
BIT 1	BIT	0				DESCR	IPTION			
0	0)	LDO4 off (ii	n I ² C on mo	de).					
0	1		LDO4 on (ii	n I ² C on mo	de).					
1	0)	LDO4 on (ii	n PWR_REQ	on mode) (G	Group D).				
1	1		LDO4 on (i	in PWR_RE	Q on mode)	(Group D).				

Power-Management ICs for ICERA E400 Platform

Table 39. LDO4V Register (Output Voltage Setting for OUT4)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
53	00	R/W	Reserved	Reserved	Reserved			L4[4:0]			
BITS	5 7:5		Reserved,	write 000 to	these bits.						
					DESCRIPT	ION					
BIT 4		BIT	3	BIT 2	BIT	1	BIT 0 V _{PROG} (V)				
0		0		0	0)	0		0.90		
0		0		0	C)	1		1.00		
0		0		0	1		0		1.20		
0		0		0	1		1		1.10		
Х		Х		1	X	(Х		0.80		
Х		1		Х	X	(Х		0.80		
1		Х		Х	X	(Х		0.80		

X = Don't care.

Table 40. LDO5 Register (On/Off Control for LDO5)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
54	00	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO	5[1:0]
BITS	6 7:2		Reserved,	write 00000	0 to these b	its.				
BIT 1	BIT	0				DESCR	IPTION			
0	0)	LDO5 off (in I ² C on me	ode).					
0	1		LDO5 on (i	n I ² C on mo	de).					
1	0)	LDO5 on (i	n PWR_REQ	on mode) (G	aroup C).				
1	1		LDO5 on (i	n PWR_REQ	on mode) (G	Group C).				

Power-Management ICs for ICERA E400 Platform

Table 41. LDO5V Register (Output Voltage Setting for OUT5)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
55	07	R/W	Reserved	Reserved	Reserved	· · · ·		L5[4:0]		
BITS	5 7:5		Reserved,	write 000 to	these bits.	·				
					DESCRIPT	ION				
BIT 4		BIT	3	BIT 2	BIT	1	BIT 0		V _{PROG} (/)
0		0		0	0		0		3.20	
0		0		0	0		1		3.20	
0		0		0	1		0		3.20	
0		0		0	1		1		3.20	
0		0		1	0		0		3.20	
0		0		1	0		1		2.80	
0		0		1	1		0		2.80	
0		0		1	1		1		3.00	
0		1		0	0		0		3.00	
0		1		0	0		1		2.90	
0		1		0	1		0		2.90	
0		1		0	1		1		3.00	
0		1		1	Х		Х		3.00	
1		Х		Х	Х		Х		3.00	

X = Don't care.

Table 42. LDO6 Register (On/Off Control for LDO6)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
56	01	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO	6[1:0]	
BITS	7:2		Reserved,	write 00000	0 to these b	its.					
BIT 1	BIT	0				DESCR	IPTION				
0	0)	LDO6 on (ii	n PWR_REQ	on mode) (G	Group C).					
0	1		LDO6 on (i	in PWR_RE	Q on mode)	(Group C).					
1	0)	LDO6 off (ii	.DO6 off (in I ² C off mode).							
1	1		LDO6 on (ii	n I ² C on mo	de).						

Note: The enable mapping for LDO6 is different from all other LDOs.

Power-Management ICs for ICERA E400 Platform

Table 43. LDO6V Register (Output Voltage Setting for OUT6)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
57	07	R/W	Reserved	Reserved	Reserved		· · · · · · · · · · · · · · · · · · ·	L6[4:0]		
BITS	5 7:5		Reserved,	write 000 to	these bits.					
					DESCRIPT	ION				
BIT 4		BIT	3	BIT 2	BI	1	BIT 0		V _{PROG} (\	/)
0		0		0	C)	0		2.65	
0		0		0	0		1		2.65	
0		0		0	1		0		2.65	
0		0		0	1		1		2.65	
0		0		1	C)	0		2.65	
0		0		1	C		1		2.70	
0		0		1	1		0		2.70	
0		0		1	1		1		2.70	
0		1		0	C)	0		2.75	
0		1		0	C		1		2.80	
0		1		0	1		0		2.85	
0		1		0	1		1		2.90	
0		1		1	C		0		2.95	
0		1		1	C		1		3.00	
0		1		1	1		Х		3.00	
1		Х		Х	X		Х		3.00	

X = Don't care.

Table 44. VSIM Register (On/Off Control for VSIM (LDO7))

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
58	00	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO	7[1:0]
BITS	7:2		Reserved,	write 00000	0 to these bi	ts.				
BIT 1	BIT	0				DESCR	IPTION			
0	0		LDO7 off (i	n I ² C off mo	ode).					
0	1		LDO7 on (ir	n I ² C on mod	de).					
1	0		LDO7 on (ir	n PWR_REQ	on mode) (G	iroup C).				
1	1		LDO7 on (ir	n PWR_REQ	on mode) (G	iroup C).				

Power-Management ICs for ICERA E400 Platform

Table 45. VSIMV Register (Output Voltage Setting for VSIM)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
59	0B	R/W	Reserved	Reserved	Reserved			L7[4:0]		
BITS	6 7:5		Reserved,	write 000 to	these bits.					
					DESCRIPT	ION				
BIT 4		BIT	3	BIT 2	BI	1	BIT 0		V _{PROG} (\	/)
0		0		0	()	0		1.80	
0		0		0	()	1		1.80	
0		0		0	1		0		1.80	
0		0		0	1		1		1.80	
0		0		1	0)	0		1.80	
0		0		1	0)	1		1.80	
0		0		1	1		0		1.80	
0		0		1	1		1		1.80	
0		1		0	()	0		1.80	
0		1		0	0)	1		1.80	
0		1		0	1		0		1.80	
0		1		0	1		1		3.00	
0		1		1	>	(Х		3.00	
1		Х		Х	>	(Х		3.00	

X = Don't care.

Table 46. LDO8 Register (On/Off Control for LDO8)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
5A	01	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO8	3[1:0]
BITS	7:2		Reserved,	write 00000	0 to these bi	its.				
BIT 1	BIT	0				DESCR	IPTION			
0	0		LDO8 off (ir	n I ² C off mod	de).					
0	1		LDO8 on (i	n I ² C on mo	ode).					
1	0		LDO8 on (ir	n PWR_REQ	on mode) (G	aroup C).				
1	1		LDO8 on (ir	n PWR_REQ	on mode) (G	iroup C).				

Note: This register is not used by the MAX8982X.

Power-Management ICs for ICERA E400 Platform

Table 47. LDO8V Register (Output Voltage Setting for OUT8)

ADDRESS	POR	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
(HEX)	(HEX)						BITS			
5B	06	R/W	Reserved	Reserved	Reserved			L8[4:0]		
BITS	6 7:5		Reserved,	write 000 to	these bits.					
					DESCRIPT					
BIT 4		BIT (3	BIT 2	BIT	1	BIT 0		V _{PROG} (\	/)
0		0		0	C		0		3.00	
0		0		0	C)	1		3.00	
0		0		0	1		0		3.00	
0		0		0	1		1		3.00	
0		0		1	C)	0		3.00	
0		0		1	C		1		3.00	
0		0		1	1		0		3.00	
0		0		1	1		1		3.10	
0		1		0	C)	0		3.20	
0		1		0	C)	1		3.20	
0		1		0	1		0		3.20	
0		1		0	1		1		3.20	
0		1		1	C		0		3.20	
0		1		1	C		1		3.20	
0		1		1	1		0		3.20	
0		1		1	1		1		3.20	
1		0		0	C)	0		3.20	
1		0		0	C)	1		3.20	
1		0		0	1		Х		3.30	
1		0		1	X		Х		3.30	
1		1		Х	X		Х		3.30	

Note: This register is not used by the MAX8982X. X = Don't care.

Table 48. LDO9 Register (On/Off Control for LDO9)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
5C	01	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO9	9[1:0]	
BITS	5 7:2		Reserved,	write 00000	0 to these b	its.					
BIT 1	BIT	Γ0				DESCR	IPTION				
0	C)	LDO9 off (i	n I ² C off mod	de).						
0	1		LDO9 on (in I²C on mo	ode).						
1	C)	LDO9 on (i	LDO9 on (in PWR_REQ on mode) (Group D).							
1	1		LDO9 on (i	n PWR_REQ	on mode) (G	Group D).					

Power-Management ICs for ICERA E400 Platform

Table 49. LDO9V Register (Output Voltage Setting for OUT9)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
5D	00	R/W	Reserved	Reserved	Reserved			L9[4:0]			
BITS	5 7:5		Reserved,	write 000 to	these bits.						
					DESCRIPT	ION					
BIT 4		BIT	3	BIT 2	BIT	1	BIT 0		V _{PROG} (\	/)	
0		0		0	0)	0		0.90		
0		0		0	C)	1		1.00		
0		0		0	1		0		1.20		
0		0		0	1		1		1.10		
Х		Х		1	X		Х		0.80		
Х		1		Х	X		Х		0.80		
1		Х		Х	X		Х		0.80		

X = Don't care.

Table 50. LED_EN Register (On/Off Control for 3 Current Regulators)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
6B	00	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	LED3 EN	LED2 EN	LED1 EN
NAME	PC	R				DESCR				
LED3EN	C)	1: Turn on 0: Turn off							
LED2EN	C)	1: Turn on 0: Turn off							
LED1EN	C)	1: Turn on 0: Turn off							

Power-Management ICs for ICERA E400 Platform

Table 51. On/Off Register (On/Off Control for BUCK3, BUCK4, and the Internal 32kHz Clock)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
70	03	R/W	Reserved	Reserved	Reserved	BUCK	4[1:0]	BUCK	(3[1:0]	32KCLK
BITS	5 7:5		Reserved,	write 000 to	these bits.					·
NA	ME					DECOD				
BUCK4[1]	BUCK	(4[0]				DESCR	PHON			
0	0		BUCK4 off	(in I ² C on r	node).					
0	1		BUCK4 on	(in I ² C on m	ode).					
1	0		BUCK4 on	(in PWR_RE	Q on mode) ((Group B).				
1	1		BUCK4 on	(in PWR_RE	Q on mode) ((Group B).				
BUCK3[1]	BUCK	(3[0]				DESCR	IPTION			
0	0		BUCK3 OF	F (in I ² C on	mode).					
0	1		BUCK3 ON	I (in I ² C on	mode).					·
1	0		BUCK3 ON	I (in PWR_RI	EQ on mode)					
1	1		BUCK3 ON	I (in PWR_RI	EQ on mode)					·
NAME	PO	R				DESCR	IPTION			
32KCLK	1		1: Turn on 0: Turn off	-						

Note: The BUCK3 and BUCK4 bits are not used by the MAX8982X.

Table 52. BUCK3 Register (Output Voltage Setting for BUCK3)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
72	06	R/W	Reserved	Reserved	Reserved	Reserved		SD3	8[3:0]			
BITS	5 7:4		Reserved,	write 0000	to these bits							
					DESCRIPT	ΓΙΟΝ						
BIT 3			BIT 2		BIT 1		BIT 0		V _{PROG} (V)		
0			0		0		0		2.90			
0			0		0		1		2.95			
0			0		1		0		3.00			
0			0		1		1		3.05			
0			1		0		0		3.10			
0			1		0		1		3.15			
0			1		1		0		3.20			
0			1		1		1		3.25			
1			0		0		0		3.30			
1			0		0		1		3.35			
1			0		0		1		0		3.40	
1			0		0		1		1		3.45	
1			1		0		0		3.50			
1			1		0		1		3.55			
1			1		1		0		3.60			
1			1		1		1		3.65			

Note: This register is not used by the MAX8982X.

Power-Management ICs for ICERA E400 Platform

Table 53. BUCK4 Register (Output Voltage Setting for BUCK4)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
73	08	R/W	Reserved	Reserved	Reserved	Reserved		SD4	[3:0]			
BITS	6 7:4		Reserved,	write 0000	to these bits	•						
					DESCRIPT	ION						
BIT :	3		BIT 2		BIT 1		BIT 0		۷ _{PROG} (۱	/)		
0			0		0		0	3.00				
0			0		0		1		3.05			
0			0		1		0		3.10			
0	0		0		0		1		1		3.15	
0	0		1		0		0		3.20			
0	0		1		0		1		3.25			
0	0		1		1		0		3.30			
0			1		1		1		3.35			
1			0		0		0		3.40			
1			0		0		1		3.45			
1	1		0		1		0		3.50			
1			0		1		1		3.55			
1			1		0		0		3.60			
1			1		0		1		3.65			
1			1		1		0		3.70			
1			1		1		1		3.75			

Note: This register is not used by the MAX8982X.

Power-Management ICs for ICERA E400 Platform

Table 54. CURRENTREG1 Register (Current Setting for Current Regulators DR1 and DR2)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
75	3F	R/W	Reserved	Reserved		DR1[2:0]			DR2[2:0]			
BITS	6 7:6		Reserved,	write 00 to	these bits.							
					DESCRIP	TION						
DF	R1[2]			DR1[1]		DF	R1[0]		IDR1 PROG	mA)		
	0			0			0		3			
	0			0			1		6			
	0			1			0		9			
	0			1			1		12			
	1			0		0			15			
	1			0			1		18			
	1			1		0			21			
	1			1		1			24			
DF	DR2[2]			DR2[1]		DF	R2[0]		IDR2 PROG	mA)		
	0			0			0		3			
	0			0			1		6			
	0			1			0		9			
	0		0		1				1		12	
	1			0			0		15			
	1			0			1		18			
	1			1			0		21			
	1			1			1		24			

Table 55. CURRENTREG2 Register (Current Setting for Current Regulator DR3)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		
76	07	R/W	Reserved	Reserved	Reserved	Reserved	Reserved		DR3[2:0]			
BITS	5 7:3		Reserved,	write 00000	to these bi	is.	· · · · · · · · · · · · · · · · · · ·					
					DESCRIP	ΓΙΟΝ						
DR	13[2]			DR3[1]		DF	R3[0]		I _{DR3 PROG} (mA)			
	0			0		0			3			
	0			0		1			6			
	0			1		0			9			
	0			1			1		12			
	1		1			0		0			15	
	1		1			0		1			18	
	1			1			0		21			
	1			1			1	24				

Power-Management ICs for ICERA E400 Platform

Table 56. RAMP Register (Slope Setting for BUCK1)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
77	02	R/W	Reserved	erved Reserved Reserved Reserved Reserved RASD1[1							
BITS	5 7:2		Reserved,	write 00000) to these bi	ts.					
					DESCRIPT	ION					
	BIT	1			BIT 0			SLEW RATE (mV/µs)			
	0				0			5			
	0				1			10			
	1			0				12.5			
1					1			25			

Table 57. BUCK1-4ADIS Register (Active Discharge Settings for BUCK1–BUCK4)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
78	04	R/W	Reserved	ADIS ADIS ADIS ADIS						
BITS	5 7:4		Reserved,	write 0000 1	o these bits	•				
					DESCRIPT	TION				
SD1ADIS	C)		BUCK1 active	e discharge. ve discharg e	е.				
SD2ADIS	1				ve discharge ve discharge.					
SD3ADIS	C)		BUCK3 active	e discharge. ve discharg e	е.				
SD4ADIS	C)		BUCK4 active	e discharge. ve discharg e	е.				

Note: The SD3ADIS and SD4ADIS bits are not used by the MAX8982X.

Power-Management ICs for ICERA E400 Platform

Table 58. LDO1-8ADIS Register (Active Discharge Settings for LDO1–LDO8)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
79	00	R/W	LDO1 ADIS	LDO2 ADIS	LDO3 ADIS	LDO4 ADIS	LDO5 ADIS	LDO6 ADIS	LDO7 ADIS	LDO8 ADIS	
					DESCRIPT	TION					
LDO1ADIS	C)		1: Enable LDO1 active discharge. 0: Disable LDO1 active discharge.							
LDO2ADIS	C)		DO2 active	discharge. e discharge.						
LDO3ADIS	C)		DO3 active	discharge. e discharge.						
LDO4ADIS	C)		DO4 active	discharge. e discharge.						
LDO5ADIS	C)		DO5 active	discharge. e discharge.						
LDO6ADIS	C)		DO6 active	discharge. e discharge.						
LDO7ADIS	C)		1: Enable LDO7 active discharge. D: Disable LDO7 active discharge.							
LDO8ADIS	C)		DO8 active	discharge. e discharge.						

Note: The LDO8ADIS bit is not used by the MAX8982X.

Table 59. LDO9ADIS Register (Active Discharge Setting for LDO9)

ADDRESS (HEX)	POR (HEX)	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
7A	00	R/W	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	LDO9 ADIS
BITS	6 7:1		Reserved,	write 00000	00 to these	bits.				
					DESCRIPT	TION				
LDO9ADIS	C)		DO9 active	discharge. e discharge.					

Power-Management ICs for ICERA E400 Platform

Applications Information

Inductor Selection

The step-down converters operate with inductors of 1μ H to 4.7μ H. Low inductance values are physically smaller, but require faster switching, which results in some efficiency loss. The inductor's DC current rating only needs to match the maximum load current of the application plus 100mA because the step-down converters feature zero current overshoot during startup and load transients.

For optimum voltage positioning load transients, choose an inductor with DC series resistance in the $30m\Omega$ to $100m\Omega$ range. For higher efficiency at heavy load (above 200mA) or minimal load regulation (but some transient overshoot), the resistance should be kept below $100m\Omega$. For light load applications up to 200mA, a higher resistance is acceptable with very little impact on performance.

Recommended inductors are listed in Table 60.

MANUFACTURER	SERIES	INDUCTANCE (µH)	DC RESISTANCE (Ω typ)	CURRENT RATING (mA) ∆T = +40°C RISE	DIMENSIONS L x W x H (mm)
		1.0	0.06	1550	
	MDT2520-CR	1.5	0.08	1400	2.5 x 2.0 x 1.0
	WD12320-Ch	2.2	0.09	1350	2.5 X 2.0 X 1.0
		3.3	0.10	1300	
		1.5	0.06	2000	
	DE2810C	2.2	0.085	1600	3.0 x 2.8 x 1.0
токо	Flat Wire	3.3	0.130	1300	J.U X Z.O X 1.U
TORO		4.7	0.180	1100	
		1.5	0.050	2600	
	DE2812C	2.0	0.067	2300	3.0 x 2.8 x 1.2
	Flat Wire	3.3	0.100	1700	3.0 X 2.0 X 1.2
		4.7	0.130	1500	
	DEM3518C	2.2	0.040	2550	3.9 x 3.7 x 1.8
	DEM2818C*	2.2	0.039	2200	3.0 x 3.0 x 1.8
		1	0.050	2600	
	KSLI-252010AG	2.2	0.100	1800	2.5 x 2.0 x 1.0
	KSLI-2020 IUAG	3.3	0.100	1800	2.5 X 2.0 X 1.0
		4.7	0.115	1700	
		1	0.090	1900	
	KSLI-201610AG	2.2	0.140	1500	0.01.01.0
Hitachi-Metals	KSLI-ZU 16 IUAG	3.3	0.180	1300	2.0 x 1.6 x 1.0
		4.7	0.200	1300	
	- KSLI-201210AG -	1	0.120	1500	
		2.2	0.190	1300	0.01.01.0
	KSLI-20121UAG	3.3	0.230	1200	2.0 x 1.2 x 1.0
	-	4.7	0.270	1100	
	KSLI-252012AG-2R2**	2.2	0.1	1900	2.5 x 2.0 x 1.2

Table 60. Recommended Inductors

Power-Management ICs for ICERA E400 Platform

Table 60. Recommended Inductors (continued)

MANUFACTURER	SERIES	INDUCTANCE (µH)	DC RESISTANCE (Ω typ)	CURRENT RATING (mA) ∆T = +40°C RISE	DIMENSIONS L x W x H (mm)				
		1.5	0.070	1500					
		2.2	0.080	1300					
	MIPF2520D	3.3	0.100	1200	2.5 x 2.0 x 1.0				
		4.7	0.110	1100					
-		1.5	0.110	1100					
		2.2	0.110	1100					
FDK	MIPF2016D***	3.3	0.130	1000	2.0 x 1.6 x 1.0				
		4.7	0.160	900					
-		1.0	0.090	1100					
		2.2	0.230	700					
	MIPF2012D	3.3	0.190	800	2.0 x 1.2 x 1.0				
		4.7	0.230	700					
		1.0	0.055	1500					
		2.2	0.80	1300					
	LQM2HP_G0	3.3	0.100	1200	2.5 x 2.0 x 1.0				
		4.7	0.110	1100					
		1.0	0.190	800					
Murata	LQM21P	2.0 x 1.25 x 0.50							
		2.2	0.340	600					
-		1.0	0.085	1400					
	LQM2MPN***	2.2	0.110	1200	2.0 x 1.6 x 1.0				
		3.3	0.120	1200	2.0 x 1.0 x 1.0				
		4.7	0.140	1100					
	NR3015T1R0N***	1.0	0.030	2100	3.0 x 3.0 x 1.5				
		1.0	0.080	1400					
Taiyo Yuden	CKP2520	2.2	0.090	1300	2.5 x 2.0 x 1.0				
	011 2020	3.3	0.120	1200	2.0 X 2.0 X 1.0				
		4.7	0.150	1100					
	MLP2520S2R2M	2.2	0.090	1000	2.5 x 2.0 x 1.0				
TDK		1.0	0.080	1500					
	MLP2520S_S	2.2	0.110	1200	2.5 x 2.0 x 1.2				
		4.7	0.110	1000					
		1.0	0.060	1500					
	CIG22L_	2.2	0.080	1300	2.5 x 2.0 x 1.0				
	0.0.222	3.3	0.100	1200	2.0 / 2.0 / 1.0				
Samsung Electro-		4.7	0.110	1100					
Mechanics		1.0	0.130	1050					
	CIG21W_	2.2	0.200	810	2.0 x 1.25 x 1.0				
	_	3.3	0.250	730					
	ICKA	4.7	0.300	650					

*Recommended for BUCK4. **Recommended for BUCK1.

***Recommended for BUCK2 and BUCK3.

Power-Management ICs for ICERA E400 Platform

Output Capacitor Selection

The output capacitor, C_{OUT}, is required to keep the output voltage ripple small and to ensure regulation loop stability. C_{OUT} must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R temperature characteristics are highly recommended due to their small size, low ESR, and small temperature coefficients. Due to the unique feedback network, the output capacitance can be very low. Recommended capacitor values are shown in Figures 1 and 2.

Input Capacitor Selection

The input capacitor, CIN1_ or CIN_, reduces the current peaks drawn from the input power source and reduces switching noise in the IC. The impedance of CIN2 at the switching frequency should be kept very low. Ceramic capacitors with X5R or X7R temperature characteristics are highly recommended due to their small size, low ESR, and small temperature coefficients. Recommended capacitor values are shown in Figures 1 and 2.

PCB Layout Guidelines

Due to fast switching waveforms and high current paths, careful PCB layout is required to achieve optimal performance. Minimize trace lengths between the IC and the inductor, the input capacitor, and the output capacitor for each step-down converter. Keep these traces short, direct, and wide. Route noise sensitive traces away from the switching nodes (LX_).

Chip Information

PROCESS: BiCMOS

Power-Management ICs for ICERA E400 Platform

Package Information

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
42 WLP	W423D3+1	<u>21-0440</u>	Refer to Application Note 1891



Power-Management ICs for ICERA E400 Platform

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/10	Initial release	—
1	1/11	Added 42 WLP package diagram	72
2	4/11	1 Added MAX8982P to data sheet and removed references to E450	



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

© 2011 Maxim Integrated

Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.