Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



16

M16C/64 Group

Hardware Manual RENESAS MCU M16C FAMILY / M16C/60 SERIES

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Renesas Electronics www.renesas.com

Notes regarding these materials

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.
 You should not use the products or the technology described in this document for the purpose of military
- 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations.
- 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.
- 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products.
- 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
- 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems
 - (2) surgical implantations
 - (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 - (4) any other purposes that pose a direct threat to human life

Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.

- 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment.
- 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

HOW TO USE THIS MANUAL

1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual. The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. Refer to the text of the manual for details.

The following documents apply to the M16C/64 Group. Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Technology Web site.

Document Type	Description	Document Title	Document No.
Datasheet	Hardware overview and electrical characteristics	M16C/64 Group	REJ03B0216
		Datasheet	
Hardware manual	Hardware specifications (pin assignments,	M16C/64 Group	This hardware
	memory maps, peripheral function	Hardware Manual	manual
	specifications, electrical characteristics, timing		
	charts) and operation description		
	Note: Refer to the application notes for details on		
	using peripheral functions.		
Software Manual	Descriptions of Instruction set	M16C/60, M16C/	REJ09B0137
		20, M16C/Tiny	
		Series Software	
		Manual	
Application note	Information on using peripheral functions and	Available from Ren	esas
	application examples	Technology Web si	te.
	Sample programs		
	Information on writing programs in assembly		
	language and C		
Renesas	Product specifications, updates on documents,		
technical update	etc.		

2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1) Register Names, Bit Names, and Pin Names

Registers, bits, and pins are referred to in the text by symbols. The symbol is accompanied by the word "register," "bit," or "pin" to distinguish the three categories.

Examples the PM03 bit in the PM0 register

P3_5 pin, VCC pin

(2) Notation of Numbers

The indication "b" is appended to numeric values given in binary format. However, nothing is appended to the values of single bits. The indication "h" is appended to numeric values given in hexadecimal format. Nothing is appended to numeric values given in decimal format.

Examples Binary: 11b Hexadecimal: EFA0h Decimal: 1234

3. Register Notation

The symbols and terms used in register diagrams are described below.

XXX Register		*1			
		Symbol XXX	Address After Reset XXX 00h		
	Bit Symbol	Bit Name	Function	RW	<u>,</u> *2
	XXX0	XXX bits	b1 b0 1 0: XXX 0 1: XXX	RW	
	XXX1		1 0: Do not set. 1 1: XXX	RW	
	(b2)	Nothing is assigned. I When read, the conte	f necessary, set to 0. nt is undefined.	_	— *3
	(b3)	Reserved bits	Set to 0.	RW	*4
	XXX4	XXX bits	Function varies according to the operating mode.	RW	
	XXX5			wo	
	XXX6			RW	
i	XXX7	XXX bit	0: XXX 1: XXX	RO	

*1

Blank: Set to 0 or 1 according to the application.

0: Set to 0.

1: Set to 1.

X: Nothing is assigned.

*2

RW: Read and write. RO: Read only. WO: Write only.

-: Nothing is assigned.

*3

Reserved bit

Reserved bit. Set to specified value.

*4

Nothing is assigned

Nothing is assigned to the bit. As the bit may be used for future functions, if necessary, set to 0.

• Do not set to a value

Operation is not guaranteed when a value is set.

• Function varies according to the operating mode.

The function of the bit varies with the peripheral function mode. Refer to the register diagram for information on the individual modes.

4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connection
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

All trademarks and registered trademarks are the property of their respective owners.

IEBus is a registered trademark of NEC Electronics Corporation.

Table of Contents

SF	R Page	Reference	B-1
1.	Ove	view	1
	1.1	Features	1
	1.1.1	Applications	1
	1.2	Specifications	2
	1.3	Product List	4
	1.4	Block Diagram	6
	1.5	Pin Assignments	7
	1.6	Pin Functions	11
2.	Cen	ral Processing Unit (CPU)	14
	2.1	Data Registers (R0, R1, R2 and R3)	
	2.2	Address Registers (A0 and A1)	15
	2.3	Frame Base Registers (FB)	
	2.4	Interrupt Table Register (INTB)	
	2.5	Program Counter (PC)	
	2.6	User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	15
	2.7	Static Base Register (SB)	15
	2.8	Flag Register (FLG)	15
	2.8.	Carry Flag (C Flag)	15
	2.8.2	Debug Flag (D Flag)	15
	2.8.3	Zero Flag (Z Flag)	15
	2.8.4	Sign Flag (S Flag)	15
	2.8.	Register Bank Select Flag (B Flag)	15
	2.8.6	Overflow Flag (O Flag)	15
	2.8.7	Interrupt Enable Flag (I Flag)	15
	2.8.8	Stack Pointer Select Flag (U Flag)	
	2.8.9	Processor Interrupt Priority Level (IPL)	
	2.8.	0 Reserved Space	

3.	Men	nory	/	
4.	Spe	cial	Function Registers (SFRs)	
5.	Res	et		
	5.1	Har	dware Reset 1	32
	5.1.	1	Reset on a Stable Supply Voltage	
	5.1.2	2	Power-on Reset	
	5.2	Bro	wn-out Reset	
	5.3	Sof	tware Reset	
	5.4	Wat	chdog Timer Reset	35
	5.5	Osc	illation Stop Detection Reset	
	5.6	Inte	rnal Space	
6.	Volta	age	Detection Circuit	
	6.1	Bro	wn-out Reset	41
	6.2	Low	Voltage Detection Interrupt	
	6.3	Lim	itations on Exiting Stop Mode	
	6.4	Lim	itations on Exiting Wait Mode	
	6.5	Col	d Start-up / Warm Start-up Discrimination	45
7.	Proc	cess	sor Mode	47
	7.1	Тур	es of Processor Mode	
	7.2	Set	ting Processor Modes	
	7.3	Inte	rnal Memory	51
8.	Bus			53
	8.1	Bus	Mode	53
	8.1.	1	Separate Bus	
	8.1.2	2	Multiplexed Bus	
	8.2	Bus	Control	54
	8.2.	1	Address Bus	54
	8.2.2	2	Data Bus	54
	8.2.3	3	Chip Select Signal	54
	8.2.4	4	Read and Write Signals	57
	8.2.	5	ALE Signal	57
	8.2.6	6	RDY Signal	

8.2	2.7	HOLD Signal	59
8.2	2.8	BCLK Output	59
8.2	2.9	External Bus Status When Internal Area IS Accessed	61
8.2	2.10	Software Wait	61
9. Me	emory	/ Space Expansion Function	66
9.2	4-N	Ibyte Mode	66
9.2	2.1	Addresses 04000h to 3FFFFh, C0000h to FFFFFh	66
9.2	2.2	Addresses 40000h to BFFFFh	66
10. Cl	ock G	Generation Circuit	74
10.1	Тур	e of the Clock Generation Circuit	74
10).1.1	Main Clock	81
10	.1.2	Sub Clock	82
10	.1.3	125 kHz On-Chip Oscillator Clock (fOCO-S)	83
10	0.1.4	PLL Clock	83
10.2	CP	U Clock and Peripheral Function Clock	86
10	.2.1	CPU Clock and BCLK	86
10	.2.2	Peripheral Function Clock (f1, fC32)	87
10.3	Clo	ck Output Function	87
10.4	Ρον	ver Control	88
10	.4.1	Normal Operating Mode	88
10	.4.2	Wait Mode	90
10	.4.3	Stop Mode	92
10.5	Sys	stem Clock Protection Function	95
10.6	Oso	cillation Stop and Re-Oscillation Detect Function	96
10	.6.1	Operation When CM27 bit = 0 (Oscillation Stop Detection Reset)	96
10	.6.2	Operation When CM27 bit = 1 (Oscillation Stop and Re-oscillation Det Interrupt)	
10	.6.3	How to Use Oscillation Stop and Re-Oscillation Detect Function	97
11. Pr	otecti	on	98
12. Int	errup	vt	99
12.1	Тур	e of Interrupts	99
12.2	Sof	tware Interrupts	100
12	2.2.1	Undefined Instruction Interrupt	100

12.2	2.2	Overflow Interrupt	100
12.2	2.4	INT Instruction Interrupt	
12.3	Har	dware Interrupts	101
12.3	3.1	Special Interrupts	101
12.3	3.2	Peripheral Function Interrupts	101
12.4	Inte	errupts and Interrupt Vector	
12.4	4.1	Fixed Vector Tables	102
12.4	4.2	Relocatable Vector Tables	
12.5	Inte	errupt Control	105
12.5	5.1	I Flag	
12.5	5.2	IR Bit	107
12.5	5.3	Bits ILVL2 to ILVL0 and IPL	107
12.5	5.4	Interrupt Sequence	108
12.5	5.5	Interrupt Response Time	
12.5	5.6	Variation of IPL when Interrupt Request IS Accepted	
12.5	5.7	Saving Registers	110
12.5	5.8	Returning from an Interrupt Routine	
12.5	5.9	Interrupt Priority	
12.5	5.10	Interrupt Priority Level Select Circuit	111
12.6	INT	Interrupt	113
12.7	NM	Ī Interrupt	115
12.8	Key	/ Input Interrupt	115
12.9	Add	dress Match Interrupt	116
13. Wat	tchd	og Timer	118
13.1		unt Source Protection Mode Disabled	
13.2		unt Source Protection Mode Enabled	
14. DM			
14.1	Tra	nsfer Cycles	
14.1		Effect of Source and Destination Addresses	
14.1	1.2	Effect of BYTE Pin Level	
14.1	1.3	Effect of Software Wait	
14.1	1.4	Effect of RDY Signal	130
14.2	DM	A Transfer Cycles	132
14.3	DM	A Enabled	

1	4.4	DM.	A Request	133
1	4.5	Cha	annel Priority and DMA Transfer Timing	134
15.	Tim	ers.		135
1	5.1	Tim	er A	138
	15.1	.1	Timer Mode	144
	15.1	.2	Event Counter Mode	145
	15.1	.3	One-Shot Timer Mode	150
	15.1	.4	PWM Mode (Pulse Width Modulation Mode)	152
1	5.2	Tim	er B	155
	15.2	2.1	Timer Mode	159
	15.2	2.2	Event Counter Mode	161
	15.2	2.3	Pulse Period and Pulse Width Measurement Modes	163
16.	Thre	ee-F	Phase Motor Control Timer Function	166
17.	Seri	al Ir	nterface	176
1	7.1	UAF	RTi (i = 0 to 2, 5 to 7)	176
	17.1	.1	Clock Synchronous Serial I/O Mode	187
	17.1	.2	Clock Asynchronous Serial I/O (UART) Mode	195
	17.1	.3	Special Mode 1 (I ² C mode)	
	17.1	.4	Special Mode 2	213
	17.1	.5	Special Mode 3 (IE mode)	
	17.1	.6	Special Mode 4 (SIM Mode) (UART2)	220
1	7.2	SI/C	03 and SI/O4	225
	17.2	2.1	SI/Oi Operation Timing	229
	17.2	2.2	CLK Polarity Selection	229
	17.2	2.3	Functions for Setting an SOUTi Initial Value	230
	17.2	2.4	Functions for Selecting SOUTi State after Transmission	231
18.	A/D	Cor	nverter	
1	8.1	Мос	de Description	
	18.1	.1	One-Shot Mode	
	18.1	.2	Repeat Mode	238
	18.1	.3	Single Sweep Mode	
	18.1	.4	Repeat Sweep Mode 0	
	18.1	.5	Repeat Sweep Mode 1	

18.2	Cor	nversion Rate	
18.3	Ext	ended Analog Input Pins	
18.4	Cur	rrent Consumption Reducing Function	
18.5	Ext	ernal Sensor	
19. D/A		nverter	
19.1	Sur	nmary	
20. CR	CO	peration	251
21. Pro	ograr	mmable I/O Ports	253
21.1	Por	t Pi Direction Register (PDi Register, i = 0 to 10)	
21.2	Por	t Pi Register (Pi Register, i = 0 to 10)	
21.3		I-up Control Register 0 to Pull-up Control Register 2 (Registers PL	
21.4		t Control Register (PCR Register)	
22. Fla	sh M	1emory Version	
22.1		mory Map	
22.		Boot Mode	
	1.2	User Boot Function	
22.2		nctions to Prevent Flash Memory from Rewriting	
22.		ROM Code Protect Function	
	2.2	ID Code Check Function	
		Forced Frase Function	
22.	2.4	Standard Serial I/O Mode Disable Function	
22.3		U Rewrite Mode	
22.	3.1	EW0 Mode	
22.	3.2	EW1 Mode	
22.	3.3	Flash Memory Control Register (Registers FMR0, FMR1, FMR2	,
22.	3.4	Precautions on CPU Rewrite Mode	
22.	3.5	Software Commands	
22.	3.6	Data Protect Function	
22.	3.7	Status Register	
22.	3.8	Full Status Check	
22.4	Sta	ndard Serial I/O Mode	

	22.4	1.1	ID Code Check Function	
	22.4	.2	Example of Circuit Application in the Standard Serial I/O Mode	302
2	2.5	Par	allel I/O Mode	304
	22.5	5.1	ROM Code Protect Function	304
23.	Elec	ctrica	al Characteristics	305
2	3.1	Eleo	ctrical Characteristics	305
24.	Pred	caut	ions	345
2	4.1	SFF	۶	345
	24.1	.1	Register Settings	345
2	4.2	Res	set	346
	24.2	2.1	VCC1	346
	24.2	2.2	CNVSS	346
2	4.3	Bus	5	347
2	4.4	PLL	- Frequency Synthesizer	348
2	4.5	Pov	ver Control	349
2	4.6	Pro	tect	351
2	4.7	Inte	rrupt	352
	24.7	' .1	Reading address 00000h	352
	24.7	. 2	SP Setting	352
	24.7	' .3	NMI Interrupt	352
	24.7	' .4	Changing an Interrupt Generate Factor	353
	24.7	' .5	INT Interrupt	353
	24.7	' .6	Rewriting the Interrupt Control Register	354
	24.7	' .7	Watchdog Timer Interrupt	355
2	4.8	DM	AC	356
	24.8	3.1	Write to the DMAE Bit in the DMiCON Register (i = 0 to 3)	356
	24.8	3.2	DMAC Channel Priority	356
2	4.9	Tim	ers	357
	24.9	9.1	Timer A	357
	24.9).2	Timer B	
2	4.10	Ser	ial Interface	
	24.1	0.1	Clock Synchronous Serial I/O	
	24.1	0.2	UART (Clock Asynchronous Serial I/O) Mode	
	24.1	0.3	Special Mode 1 (I2C Mode)	

24.10.4 Special Mode 4 (SIM Mode)
24.10.5 SI/O3, SI/O4
24.11 A/D Converter
24.11.1 Repeat Mode, Repeat Sweep Mode 0, and Repeat Sweep Mode 1 370
24.12 Programmable I/O Ports
24.13 Flash Memory Version
24.13.1 Functions to Inhibit Rewriting Flash Memory
24.13.2 Stop Mode
24.13.3 Wait Mode
24.13.4 Low Power Consumption Mode, On-Chip Oscillator Low Power Consumption Mode
24.13.5 Writing Command and Data
24.13.6 Program Command
24.13.7 Lock Bit Program Command
24.13.8 Operation Speed
24.13.9 Instructions Inhibited against Use
24.13.10 Interrupts
24.13.11 How to Access
24.13.12 Writing
24.13.13 DMA transfer
24.13.14 Programming / Erasing Endurance and Execution Time
24.13.15 When Entering to Boot Mode
24.14 Noise
Appendix 1.Package Dimensions
Appendix 2.Difference Between M16C/64 and M16C/62P
REGISTER INDEX 382

SFR Page Reference

0005h Proc 0006h Syst 0007h Syst 0008h Chip 0009h Doogh 0000h Prot 0000h Data 0000h Data 0000h Data 0000h Osci 0000h Osci 0000h Prog 0000h Prog 0000h Prog 0010h Prog 0011h Oo12h 0013h Oo14h	eessor Mode Register 0 eessor Mode Register 1 tem Clock Control Register 0 tem Clock Control Register 1 o Select Control Register ect Register a Bank Register illation Stop Detection Register	PM0 PM1 CM0 CM1 CSR PRCR DBR CM2	48 49 76 77 55 98 67 78
0002h 0003h 0003h Proc 0004h Proc 0005h Proc 0006h Syst 0007h Syst 0008h Chip 0009h Prot 0009h Prot 0000h Data 0000h Osci 0000h Prot 0001h Prot 0011h Port 0013h Port 0014h Port	essor Mode Register 1 tem Clock Control Register 0 tem Clock Control Register 1 o Select Control Register ect Register a Bank Register illation Stop Detection Register	PM1 CM0 CM1 CSR PRCR DBR	49 76 77 55 98 67
0003h 0004h 0004h Proc 0005h Proc 0006h Syst 0007h Syst 0008h Chip 0009h Prot 0009h Prot 0000h Data 0000h Data 0000h Osci 0000h Prot 0000h Prot 0000h Prot 0000h Prot 0000h Prot 0001h Prot 0011h Port 0013h Peri 0014h Peri	essor Mode Register 1 tem Clock Control Register 0 tem Clock Control Register 1 o Select Control Register ect Register a Bank Register illation Stop Detection Register	PM1 CM0 CM1 CSR PRCR DBR	49 76 77 55 98 67
0004h Proc 0005h Proc 0006h Syst 0007h Syst 0008h Chip 0009h Prot 0009h Prot 0009h Data 0000h Data 0000h Osci 0000h Prot 0000h Prot 0000h Prot 0000h Prot 0000h Prot 0001h Prot 0011h Port 0013h Peri 0014h Peri	essor Mode Register 1 tem Clock Control Register 0 tem Clock Control Register 1 o Select Control Register ect Register a Bank Register illation Stop Detection Register	PM1 CM0 CM1 CSR PRCR DBR	49 76 77 55 98 67
0005h Proc 0006h Syst 0007h Syst 0008h Chip 0009h Prot 0000h Prot 0000h Data 0000h Data 0000h Osci 0000h Osci 0000h Prog 0000h Prog 0000h Prog 0010h Prog 0011h Pori 0013h Outah	essor Mode Register 1 tem Clock Control Register 0 tem Clock Control Register 1 o Select Control Register ect Register a Bank Register illation Stop Detection Register	PM1 CM0 CM1 CSR PRCR DBR	49 76 77 55 98 67
0006h Syst 0007h Syst 0008h Chip 0009h 0 0008h Prot 0008h Data 0008h Post 0008h Prog 0010h Prog 0011h Port 0012h Perin 0013h Out4h	tem Clock Control Register 0 tem Clock Control Register 1 o Select Control Register ect Register a Bank Register illation Stop Detection Register	CM0 CM1 CSR PRCR DBR	76 77 55 98 67
0007h Syst 0008h Chip 0009h 0 000Ah Prot 000Bh Data 000Ch Osci 000Dh 0 000Dh 0 000Dh 0 000Fh 0 0010h Prog 0011h 0 0012h Perij 0013h 0	tem Clock Control Register 1 o Select Control Register ect Register a Bank Register illation Stop Detection Register	CM1 CSR PRCR DBR	77 55 98 67
O008h Chip 0008h Chip 0009h Prot 0008h Data 0008h Data 0000h Osci 0000h Osci 0000h Osci 0000h Prog 0000h Prog 0010h Prog 0011h Poriji 0012h Periji 0013h Out4h	o Select Control Register ect Register a Bank Register illation Stop Detection Register	CSR PRCR DBR	55 98 67
0009h 000Ah Prot 000Bh Data 000Ch Osci 000Dh 0 000Eh 0 000Fh 0 0010h Prog 0011h 0 0012h Perij 0013h 0	ect Register a Bank Register illation Stop Detection Register	PRCR DBR	98 67
000Ah Prot 000Bh Data 000Ch Osci 000Dh - 000Eh - 000Fh - 0010h Prog 0011h - 0012h Perin 0013h -	a Bank Register	DBR	67
000Bh Data 000Ch Osc 000Dh 0 000Eh 0 000Fh 0 0010h Prog 0011h 0 0012h Perij 0013h 0	a Bank Register	DBR	67
000Ch Osci 000Dh 000Eh 000Fh 000Fh 0010h Prog 0011h 0012h 0012h Perij 0013h 0014h	illation Stop Detection Register		-
000Dh 000Eh 000Fh 000Fh 0010h Prog 0011h 0012h 0013h 0014h		CM2	78
000Eh 000Fh 000Fh Prog 0010h Prog 0011h 0012h 0013h 0014h	rum 0 Arco Control Docistor		
000Fh Prog 0010h Prog 0011h 0012h 0013h 0014h	nom 2 Area Castral Deviator		
0010h Prog 0011h 0012h Perij 0013h 0014h	num 2 Augo Control Deviator		
0011h Perij 0012h Perij 0013h 0014h	ware 2 Area Cantral Decister		
0012h Peri 0013h 0014h	gram 2 Area Control Register	PRG2C	50
0013h 0014h			
0014h	pheral Clock Select Register	PCLKR	79
0015h Cloc	k Prescaler Reset Flag	CPSRF	142
0016h			
0017h			
	et Source Determine Flag	RSTFR	46
	age Detection 2 Circuit Flag Register	VCR1	38
	age Detection Circuit Operation Enable	VCR2	38
001Bh Chip	Ister	CSE	62
	Control Register 0	PLC0	80
001Dh		1 200	00
	cessor Mode Register 2	PM2	79
	Voltage Detection Interrupt Register	P IVIZ D4INT	39
001111 LOW			33
0020h			
0022h			
0022h			
0020h			
0024h 0025h			
0026h			
0020h			
0028h			
0020h			
	age Monitor 0 Circuit Control Register	VW0C	40
002Bh			
002Ch			
002Dh			
002Eh			
002Fh			
0030h			
0031h			
0032h			
0033h			
0034h			
0035h			
0036h			
0037h			
0038h			
0039h			
003Ah			
003Bh			
003Ch			
003Dh			1
003Eh			
003Fh			
		1	
0040h			

0043h IN 0044h IN 0044h IN 0045h TT 0045h TT 0046h TT 0046h TT 0047h TT 0048h S 0047h TT 0048h S 0049h S 0049h S 0049h D 0049h D 0048h U 0054h U 0055h TT 0055h TT 0056h TT 0058h TT 0058h TT 0058h TT 0058h TT	Register NT7 Interrupt Control Register NT6 Interrupt Control Register IT7 Interrupt Control Register Imer B5 Interrupt Control Register Imer B4 Interrupt Control Register, UART1 US Collision Detection Interrupt Control Register IV3 Interrupt Control Register, UART0 BUS ollision Detection Interrupt Control Register I/04 Interrupt Control Register, INT5 Interrupt Control Register, INT4 Interrupt Control Register, INT4 Interrupt Control Register I/03 Interrupt Control Register I/03 Interrupt Control Register I/04 Interrupt Control Register I/05 Interrupt Control Register I/06 Interrupt Control Register I/07 Conversion Interrupt Control Register I/07 Conversion Interrupt Control Register I/07 Conversion Interrupt Control Register I/07 Interrupt Control Register Imer A0 Interrupt Control Register Imer A1 Interrupt Control Register Imer B1 Interrupt Control Register IT0 Interrupt Control Register IT1 Interrupt Control Register IT1 Interrupt Control Register	Symbol INT7IC INT6IC INT6IC TB3IC TB4IC, U1BCNIC S4IC, INT5IC S4IC, INT6IC TB4IC TA4IC TB4IC TB4IC TB4IC TB4IC TB4IC TB4IC TB4IC TB4IC TB4IC	Page 106 106 106 105 105 105 105 106 106 106 106 105 105 105 105 105 105 105 105
0043h II 0044h III 0044h III 0045h TT 0045h TT 0045h TT 0046h TT 0047h TT 0048h S 0047h TT 0048h S 0048h S 0049h S 0049h S 0048h D 0047h U 0048h D 0048h D 0047h U 0058h U 0055h TT 0055h TT 0058h TT 0058h TT 0058h TT 0058h TT 0058h TT	ATT6 Interrupt Control Register ATT3 Interrupt Control Register imer B5 Interrupt Control Register, UART1 US Collision Detection Interrupt Control Register imer B3 Interrupt Control Register, UART0 BUS ollision Detection Interrupt Control Register I/O4 Interrupt Control Register, INT5 interrupt Control Register, INT4 interrupt Control Register, INT4 interrupt Control Register I/O3 Interrupt Control Register I/O3 Interrupt Control Register I/O3 Interrupt Control Register I/O4 Interrupt Control Register I/O5 Interrupt Control Register I/O5 Interrupt Control Register I/O5 Interrupt Control Register I/O6 Interrupt Control Register I/O6 Interrupt Control Register I/D Conversion Interrupt Control Register I/D Conversion Interrupt Control Register I/ART2 Receive Interrupt Control Register I/ART0 Receive Interrupt Control Register I/ART1 Transmit Interrupt Control Register I/ART1 Transmit Interrupt Control Register I/ART1 Receive Interrupt Control Register I/ART1 I/A Interrupt Control Register I/ART1 I/A Interrupt Control Register I/ART2 I/A Interrupt Control Register I/ART2 I/A Interrupt Control Register I/ART4 Interrupt Control Register I/ART4 Interrupt Control Register I/ART4 Interr	INT6IC INT3IC TB5IC TB4IC, U1BCNIC TB3IC, U0BCNIC S4IC, INT5IC S3IC, INT4IC BCNIC DM0IC DM1IC KUPIC ADIC S2RIC S0RIC S1RIC S1RIC TA0IC TA1IC TA2IC TA1IC TA2IC TA3IC TB0IC TB1IC TB2IC	106 105 105 105 106 106 106 106 106 105
0044h IN 0045h TT 0045h TT 0046h TT 0047h TT 0048h S 0047h TT 0048h S 0048h S 0048h S 0049h S 0048h D 0048h U 0055h U 0055h TT 0055h TT 0055h TT 0055h TT 0058h TT 0058h TT 0058h TT 0058h TT 0058h TT 0058h TT	AT3 Interrupt Control Register imer B5 Interrupt Control Register, UART1 US Collision Detection Interrupt Control legister imer B3 Interrupt Control Register, UART0 BUS ollision Detection Interrupt Control Register I/O4 Interrupt Control Register, INT5 therrupt Control Register, INT4 therrupt Control Register, INT4 therrupt Control Register I/O3 Interrupt Control Register I/O3 Interrupt Control Register I/O3 Interrupt Control Register I/O3 Interrupt Control Register I/O4 Interrupt Control Register I/O5 Interrupt Control Register I/O5 Interrupt Control Register I/O6 Interrupt Control Register I/O Conversion Interrupt Control Register I/D Conversion Interrupt Control Register I/ART2 Receive Interrupt Control Register I/ART0 Receive Interrupt Control Register I/ART1 Receive Interrupt Control Register I/ART1 ransmit Interrupt Control Register I/ART1 Receive Interrupt Control Register I/ART1 Rec	TB5IC TB4IC, U1BCNIC TB3IC, U0BCNIC S4IC, INT5IC S3IC, INT4IC BCNIC DM0IC DM0IC DM1IC KUPIC ADIC S2TIC S2TIC S2TIC S2TIC S0TIC S1TIC S1TIC S1TIC TA0IC TA1IC TA1IC TA2IC TA3IC TA3IC TA3IC TB1IC TB2IC	106 105 105 106 106 106 106 105
0045h Ti 0046h Ti 0046h Ti B R 0047h Ti 0048h S 0048h S 0048h S 0048h S 0049h S 0048h D 0048h U 0051h U 0055h Ti 0055h Ti 0055h Ti 0055h Ti 0058h Ti 0058h Ti 0058h Ti 0058h Ti 0058h Ti 0058h Ti	imer B5 Interrupt Control Register imer B4 Interrupt Control Register, UART1 US Collision Detection Interrupt Control legister imer B3 Interrupt Control Register, UART0 BUS ollision Detection Interrupt Control Register I/O4 Interrupt Control Register, INT5 therrupt Control Register, INT4 interrupt Control Register, INT4 interrupt Control Register I/O3 Interrupt Control Register I/O3 Interrupt Control Register I/O3 Interrupt Control Register I/O3 Interrupt Control Register I/O4 Interrupt Control Register I/O5 Interrupt Control Register I/O5 Interrupt Control Register I/O6 Interrupt Control Register I/D Conversion Interrupt Control Register I/D Conversion Interrupt Control Register I/ART2 Receive Interrupt Control Register I/ART0 Transmit Interrupt Control Register I/ART1 Transmit Interrupt Control Register I/ART1 Receive Interrupt Control Register I/ART1 Interrupt Control Register I/ART1 Interrupt Control Register I/ART1 Interrupt Control Register I/ART1 I/A Interrupt Control Register I/ART1 I/A Interrupt Control Register I/ART1 I/A Interrupt Control Register I/ART1 I/A Interrupt Control Register I/ART2 I/A Interrupt Control Register I/ART3 Interrupt Control Register I/ART4 Interrupt Control Registe	TB5IC TB4IC, U1BCNIC TB3IC, U0BCNIC S4IC, INT5IC S3IC, INT4IC BCNIC DM0IC DM0IC DM1IC KUPIC ADIC S2TIC S2TIC S2TIC S2TIC S0TIC S1TIC S1TIC S1TIC TA0IC TA1IC TA1IC TA2IC TA3IC TA3IC TA3IC TB1IC TB2IC	105 105 105 106 106 106 105
0046h Times 0047h Times 0047h Times 0048h Simes 0049h Simes 0049h Simes 0049h Simes 0049h D 0049h D 0048h D 0055h Times 0055h Times <td< td=""><td>imer B4 Interrupt Control Register, UART1 US Collision Detection Interrupt Control legister imer B3 Interrupt Control Register, UART0 BUS ollision Detection Interrupt Control Register I/O4 Interrupt Control Register, INT5 iterrupt Control Register, INT4 iterrupt Control Register I/O3 Interrupt Control Register IART2 BUS Collision Detection Interrupt control Register MA0 Interrupt Control Register MA0 Interrupt Control Register IART2 RUS Collision Detection Interrupt control Register IART2 RUS Collision Detection Interrupt control Register MA0 Interrupt Control Register IART2 Transmit Interrupt Control Register IART2 Transmit Interrupt Control Register IART2 Receive Interrupt Control Register IART1 Transmit Interrupt Control Register IART1 Transmit Interrupt Control Register IART1 Transmit Interrupt Control Register IART1 Transmit Interrupt Control Register IMA0 Interrupt Control Register Imer A0 Interrupt Control Register Imer A1 Interrupt Control Register Imer A3 Interrupt Control Register Imer A3 Interrupt Control Register Imer A4 Interrupt Control Register Imer B1 Interrupt Control Register Imer B1 Interrupt Control Register Imer B2 Interrupt Control Register Imer B2 Interrupt Control Register Imer B1 Interrupt Control Register Imer B1 Interrupt Control Register Imer B1 Interrupt Control Register</td><td>U1BCNIC TB3IC, U0BCNIC S4IC, INT5IC S3IC, INT4IC BCNIC DM0IC DM0IC DM1IC KUPIC ADIC S2TIC S2TIC S2TIC S2TIC S0TIC S0TIC S1TIC S1TIC S1TIC TA0IC TA1IC TA2IC TA2IC TA3IC TA3IC TA4IC TB0IC TB1IC TB2IC</td><td>105 106 106 106 106 105</td></td<>	imer B4 Interrupt Control Register, UART1 US Collision Detection Interrupt Control legister imer B3 Interrupt Control Register, UART0 BUS ollision Detection Interrupt Control Register I/O4 Interrupt Control Register, INT5 iterrupt Control Register, INT4 iterrupt Control Register I/O3 Interrupt Control Register IART2 BUS Collision Detection Interrupt control Register MA0 Interrupt Control Register MA0 Interrupt Control Register IART2 RUS Collision Detection Interrupt control Register IART2 RUS Collision Detection Interrupt control Register MA0 Interrupt Control Register IART2 Transmit Interrupt Control Register IART2 Transmit Interrupt Control Register IART2 Receive Interrupt Control Register IART1 Transmit Interrupt Control Register IART1 Transmit Interrupt Control Register IART1 Transmit Interrupt Control Register IART1 Transmit Interrupt Control Register IMA0 Interrupt Control Register Imer A0 Interrupt Control Register Imer A1 Interrupt Control Register Imer A3 Interrupt Control Register Imer A3 Interrupt Control Register Imer A4 Interrupt Control Register Imer B1 Interrupt Control Register Imer B1 Interrupt Control Register Imer B2 Interrupt Control Register Imer B2 Interrupt Control Register Imer B1 Interrupt Control Register Imer B1 Interrupt Control Register Imer B1 Interrupt Control Register	U1BCNIC TB3IC, U0BCNIC S4IC, INT5IC S3IC, INT4IC BCNIC DM0IC DM0IC DM1IC KUPIC ADIC S2TIC S2TIC S2TIC S2TIC S0TIC S0TIC S1TIC S1TIC S1TIC TA0IC TA1IC TA2IC TA2IC TA3IC TA3IC TA4IC TB0IC TB1IC TB2IC	105 106 106 106 106 105
B R 0047h Ti 0048h S 0049h S 0049h S 0049h C 0048h U 0049h D 0048h D 0051h U 0055h Ti 0055h Ti 0055h Ti 0058h Ti 0	US Collision Detection Interrupt Control legister imer B3 Interrupt Control Register, UART0 BUS ollision Detection Interrupt Control Register I/O4 Interrupt Control Register, INT5 therrupt Control Register I/O3 Interrupt Control Register IART2 BUS Collision Detection Interrupt control Register MA0 Interrupt Control Register MA0 Interrupt Control Register MA1 Interrupt Control Register I/D Conversion Interrupt Control Register ART2 Transmit Interrupt Control Register IART2 Receive Interrupt Control Register IART2 Receive Interrupt Control Register IART0 Transmit Interrupt Control Register IART1 Receive Interrupt Control Register IART1 Transmit Interrupt Control Register imer A0 Interrupt Control Register imer A1 Interrupt Control Register imer A3 Interrupt Control Register imer A4 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register imer B1 Interrupt Control Register imer B2 Interrupt Control Register imer B2 Interrupt Control Register imer B1 Interrupt Control Register	U1BCNIC TB3IC, U0BCNIC S4IC, INT5IC S3IC, INT4IC BCNIC DM0IC DM0IC DM1IC KUPIC ADIC S2TIC S2TIC S2TIC S2TIC S0TIC S0TIC S1TIC S1TIC S1TIC TA0IC TA1IC TA2IC TA2IC TA3IC TA3IC TA4IC TB0IC TB1IC TB2IC	105 106 106 105
C 0048h S 0049h S 0049h J 004Ah U 004Ah D 004Ah U 004Ah U 004Ah U 005Ah U 0055h T 005Ah T 005Ah T 005Ch T 005Ch T 005Ch T	ollision Detection Interrupt Control Register I/Q4 Interrupt Control Register, INT5 therrupt Control Register, INT4 therrupt Control Register, INT4 therrupt Control Register, INT4 therrupt Control Register IART2 BUS Collision Detection Interrupt control Register IMA0 Interrupt Control Register IMA0 Interrupt Control Register IMA1 Interrupt Control Register I/D Conversion Interrupt Control Register IART2 Receive Interrupt Control Register IART2 Receive Interrupt Control Register IART0 Receive Interrupt Control Register IART0 Receive Interrupt Control Register IART1 Transmit Interrupt Control Register IART1 Receive Interrupt Control Register IMA1 Interrupt Control Register IMA1 Interrupt Control Register IMA1 Interrupt Control Register IMA12 Receive Interrupt Control Register IMA13 Receive Interrupt Control Register IMA14 Receive Interrupt Control Register IMA15 Receive Interrupt Control	U0BCNIC S4IC, INT5IC S3IC, INT4IC BCNIC DM0IC DM1C KUPIC ADIC S2TIC S2TIC S2TIC S2TIC S2TIC S0TIC S1TIC S1TIC S1TIC S1TIC TA0IC TA1IC TA1IC TA2IC TA3IC TA3IC TA4IC TB1IC TB1IC TB2IC	106 106 105 105 105 105 105 105 105 105 105 105
In 0049h S 004Ah U 004Ah D 004Ah D 004Ch D 004Ch D 004Ch D 004Ch D 004Ch D 004Dh K 004Fh U 0050h U 0052h U 0053h U 0055h Ti 0055h	hterrupt Control Register I/O3 Interrupt Control Register, INT4 hterrupt Control Register, INT4 ART2 BUS Collision Detection Interrupt Ontrol Register MA0 Interrupt Control Register MA1 Interrupt Control Register IMA1 Interrupt Control Register I/D Conversion Interrupt Control Register ART2 Transmit Interrupt Control Register ART2 Receive Interrupt Control Register ART0 Receive Interrupt Control Register ART0 Receive Interrupt Control Register ART1 Transmit Interrupt Control Register IART1 Receive Interrupt Control Register IART1 Receive Interrupt Control Register imer A0 Interrupt Control Register imer A1 Interrupt Control Register imer A1 Interrupt Control Register imer A3 Interrupt Control Register imer A4 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register Imer B2 Interrupt Control Register IT0 Interrupt Control Register IT0 Interrupt Control Register	S3IC, INT4IC BCNIC DM0IC DM1C KUPIC ADIC S2TIC S2TIC S2TIC S0TIC S0TIC S0TIC S1TIC S1TIC S1TIC TA0IC TA1IC TA1C TA1C TA1C TA2C TA3IC TA4IC TB0IC TB1IC TB2IC	106 106 105
In 004Ah U 004Bh D 004Ch D 004Ch D 004Ch A 004Ch A 004Ch A 004Ch A 004Fh U 0050h U 0050h U 0052h U 0055h Ti 0055h Ti 0056h Ti 0057h Ti 0058h	hterrupt Control Register IART2 BUS Collision Detection Interrupt iontrol Register IMA0 Interrupt Control Register IMA1 Interrupt Control Register // D Conversion Interrupt Control Register // D Conversion Interrupt Control Register ART2 Transmit Interrupt Control Register ART2 Receive Interrupt Control Register ART0 Transmit Interrupt Control Register ART0 Receive Interrupt Control Register ART1 Transmit Interrupt Control Register IART1 Transmit Interrupt Control Register IART1 Receive Interrupt Control Register INT1 Receive Interrupt Control Register imer A0 Interrupt Control Register imer A1 Interrupt Control Register imer A3 Interrupt Control Register imer A4 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register imer B2 Interrupt Control Register Imer B2 Interrupt Control Register Imer B2 Interrupt Control Register Imer B1 Interrupt Control Register Imer B1 Interrupt Control Register Imer B2 Interrupt Control Register Imer B1 Interrupt Control Regist	BCNIC DM0IC DM1IC KUPIC ADIC S2TIC S2RIC S0TIC S0RIC S1TIC S1RIC TA0IC TA1IC TA2IC TA2IC TA3IC TA3IC TA4IC TB0IC TB1IC TB2IC	106 105 105 105 105 105 105 105 105 105 105
C 004Bh D 004Ch D 004Dh K 004Eh A 004Fh U 0050h U 0051h U 0052h U 0055h Ti	introl Register MA0 Interrupt Control Register MA1 Interrupt Control Register ey Input Interrupt Control Register ART2 Transmit Interrupt Control Register ART2 Receive Interrupt Control Register ART0 Transmit Interrupt Control Register ART0 Receive Interrupt Control Register ART0 Receive Interrupt Control Register ART1 Transmit Interrupt Control Register imer A0 Interrupt Control Register imer A1 Interrupt Control Register imer A2 Interrupt Control Register imer A3 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register Imer B2 Interrupt Control Register Imer B1 Interrupt Control Register	DM0IC DM1IC KUPIC ADIC S2TIC S2RIC S0RIC S0RIC S1TIC S1RIC TA0IC TA1IC TA2IC TA2IC TA3IC TA4IC TB0IC TB1IC TB2IC	105 105
004Ch D 004Dh K 004Eh A 004Fh U 0050h U 0051h U 0052h U 0053h U 0055h Ti 0056h Ti 0056h Ti 0057h Ti 0058h Ti	MA1 Interrupt Control Register ey Input Interrupt Control Register /D Conversion Interrupt Control Register ART2 Transmit Interrupt Control Register ART2 Receive Interrupt Control Register ART0 Transmit Interrupt Control Register ART0 Receive Interrupt Control Register ART1 Transmit Interrupt Control Register ART1 Receive Interrupt Control Register ART1 Receive Interrupt Control Register imer A0 Interrupt Control Register imer A1 Interrupt Control Register imer A2 Interrupt Control Register imer A3 Interrupt Control Register imer A4 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register imer B1 Interrupt Control Register imer B2 Interrupt Control Register IT0 Interrupt Control Register	DM1IC KUPIC ADIC S2TIC S2RIC SORIC SORIC S1TIC S1RIC TA0IC TA1IC TA2IC TA3IC TA3IC TA4IC TB0IC TB1IC TB2IC	105 105 105 105 105 105 105 105 105 105
004Dh K 004Eh A 004Fh U 0050h U 0051h U 0052h U 0053h U 0055h Ti 0055h Ti 0055h Ti 0056h Ti 0057h Ti 0058h Ti 0052h IN 0052h IN	ey Input Interrupt Control Register //D Conversion Interrupt Control Register /ART2 Transmit Interrupt Control Register /ART2 Receive Interrupt Control Register /ART0 Transmit Interrupt Control Register /ART0 Receive Interrupt Control Register /ART1 Transmit Interrupt Control Register /ART1 Receive Interrupt Control Register //ART1 Receive Interrupt Control Register	KUPICADICS2TICS2RICSOTICSORICS1TICTAICTAICTA2ICTA3ICTA4ICTB0ICTB1ICTB2IC	105 105 105 105 105 105 105 105 105 105
004Eh A 004Fh U 0050h U 0051h U 0052h U 0053h U 0055h Ti 0056h Ti 0056h Ti 0057h Ti 0058h Ti	7D Conversion Interrupt Control Register ART2 Transmit Interrupt Control Register ART2 Receive Interrupt Control Register ART0 Transmit Interrupt Control Register ART0 Receive Interrupt Control Register ART1 Transmit Interrupt Control Register ART1 Receive Interrupt Control Register ART1 Receive Interrupt Control Register imer A0 Interrupt Control Register imer A1 Interrupt Control Register imer A2 Interrupt Control Register imer A3 Interrupt Control Register imer A4 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register imer B2 Interrupt Control Register imer B2 Interrupt Control Register imer B2 Interrupt Control Register imer B3 Interrupt Control Register imer B4 Interrupt Control Register imer B5 Interrupt Control Register	ADIC S2TIC S2RIC SOTIC SORIC S1TIC S1RIC TA0IC TA1IC TA2IC TA2IC TA3IC TA4IC TB0IC TB1IC TB2IC	105 105 105 105 105 105 105 105 105 105
004Fh U 0050h U 0051h U 0052h U 0053h U 0055h Ti 0055h Ti 0055h Ti 0055h Ti 0057h Ti 0058h Ti	ART2 Transmit Interrupt Control Register ART2 Receive Interrupt Control Register ART0 Transmit Interrupt Control Register ART0 Receive Interrupt Control Register ART1 Transmit Interrupt Control Register ART1 Receive Interrupt Control Register imer A0 Interrupt Control Register imer A1 Interrupt Control Register imer A2 Interrupt Control Register imer A3 Interrupt Control Register imer A4 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register imer B2 Interrupt Control Register imer B2 Interrupt Control Register imer B2 Interrupt Control Register imer B3 Interrupt Control Register imer B4 Interrupt Control Register imer B5 Interrupt Control Register imer B5 Interrupt Control Register IT0 Interrupt Control Register	S2TIC S2RIC S0TIC S0RIC S1TIC S1RIC TA0IC TA1IC TA2IC TA2IC TA3IC TA4IC TB0IC TB1IC TB2IC	105 105 105 105 105 105 105 105 105 105
0050h U 0051h U 0052h U 0053h U 0053h U 0055h Ti 0056h Ti 0057h Ti 0058h N 0058h N	ART2 Receive Interrupt Control Register ART0 Transmit Interrupt Control Register ART0 Receive Interrupt Control Register ART1 Transmit Interrupt Control Register ART1 Receive Interrupt Control Register imer A0 Interrupt Control Register imer A1 Interrupt Control Register imer A2 Interrupt Control Register imer A3 Interrupt Control Register imer A4 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register imer B2 Interrupt Control Register	S2RIC S0TIC S0RIC S1TIC S1RIC TA0IC TA1IC TA2IC TA2IC TA3IC TA4IC TB0IC TB1IC TB2IC	105 105 105 105 105 105 105 105 105 105
0051h U 0052h U 0053h U 0053h U 0054h U 0055h Ti 0056h Ti 0057h Ti 0058h IN 0058h IN	ART0 Transmit Interrupt Control Register ART0 Receive Interrupt Control Register ART1 Transmit Interrupt Control Register ART1 Receive Interrupt Control Register imer A0 Interrupt Control Register imer A1 Interrupt Control Register imer A2 Interrupt Control Register imer A3 Interrupt Control Register imer A4 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register imer B2 Interrupt Control Register imer B2 Interrupt Control Register imer B2 Interrupt Control Register imer B1 Interrupt Control Register Imer B2 Interrupt Control Register	SOTIC SORIC SITIC SITIC TAOIC TAOIC TAIIC TA2IC TA3IC TA4IC TB0IC TB1IC TB2IC	105 105 105 105 105 105 105 105 105 105
0052h U 0053h U 0054h U 0055h Ti 0056h Ti 0057h Ti 0058h N	ART0 Receive Interrupt Control Register ART1 Transmit Interrupt Control Register ART1 Transmit Interrupt Control Register imer A0 Interrupt Control Register imer A1 Interrupt Control Register imer A2 Interrupt Control Register imer A3 Interrupt Control Register imer A4 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register imer B2 Interrupt Control Register imer B2 Interrupt Control Register imer B2 Interrupt Control Register imer B2 Interrupt Control Register	SORIC SORIC SITIC SIRIC TAOIC TAOIC TAUC TAZIC TAJIC TAJIC TBOIC TBIIC TB2IC	105 105 105 105 105 105 105 105 105 105 105 105 105 105 105 105 105 105 105
0053h U 0053h U 0054h U 0055h Ti 0056h Ti 0057h Ti 0058h Ti 0058h Ti 0059h Ti 0058h IN 0058h IN	ART1 Transmit Interrupt Control Register ART1 Receive Interrupt Control Register imer A0 Interrupt Control Register imer A1 Interrupt Control Register imer A2 Interrupt Control Register imer A3 Interrupt Control Register imer A4 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register imer B2 Interrupt Control Register Imer B2 Interrupt Control Register Imer B2 Interrupt Control Register	S1TIC S1RIC TAOIC TA1IC TA2IC TA2IC TA3IC TA4IC TB0IC TB1IC TB2IC	105 105 105 105 105 105 105 105 105 105
0054h U 0055h Ti 0056h Ti 0057h Ti 0058h Ti 0059h Ti 0059h Ti 0059h Ti 0058h Ti	ART1 Receive Interrupt Control Register imer A0 Interrupt Control Register imer A1 Interrupt Control Register imer A2 Interrupt Control Register imer A3 Interrupt Control Register imer A4 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register imer B2 Interrupt Control Register Imer B2 Interrupt Control Register	S1RIC TAOIC TA1IC TA2IC TA2IC TA3IC TA4IC TB0IC TB1IC TB2IC	105 105 105 105 105 105 105 105 105 105 105 105 105 105 105 105
0055h Ti 0055h Ti 0057h Ti 0058h Ti 0059h Ti 0059h Ti 0058h Ti	imer A0 Interrupt Control Register imer A1 Interrupt Control Register imer A2 Interrupt Control Register imer A3 Interrupt Control Register imer A4 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register imer B2 Interrupt Control Register ITO Interrupt Control Register	TAOIC TA1IC TA2IC TA3IC TA4IC TB0IC TB1IC TB2IC	105 105 105 105 105 105 105 105 105
0056h Ti 0057h Ti 0058h Ti 0059h Ti 0058h IN 0058h IN	imer A1 Interrupt Control Register imer A2 Interrupt Control Register imer A3 Interrupt Control Register imer A4 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register imer B2 Interrupt Control Register ITO Interrupt Control Register	TA1IC TA2IC TA3IC TA4IC TB0IC TB1IC TB2IC	105 105 105 105 105 105 105 105
0057h Tri 0058h Tri 0059h Tri 005Ah Tri 005Bh Tri 005Ch Tri 005Dh IN 005Eh IN	imer A2 Interrupt Control Register imer A3 Interrupt Control Register imer A4 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register imer B2 Interrupt Control Register ITO Interrupt Control Register	TA2IC TA3IC TA4IC TB0IC TB1IC TB2IC	105 105 105 105 105 105
0058h Tri 0059h Tri 005Ah Tri 005Bh Tri 005Ch Tri 005Dh IN 005Eh IN	imer A3 Interrupt Control Register imer A4 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register imer B2 Interrupt Control Register ITO Interrupt Control Register	TA3IC TA4IC TB0IC TB1IC TB2IC	105 105 105 105 105
0059h Tri 005Ah Tri 005Bh Tri 005Ch Tri 005Dh IN 005Eh IN	imer A4 Interrupt Control Register imer B0 Interrupt Control Register imer B1 Interrupt Control Register imer B2 Interrupt Control Register IT0 Interrupt Control Register	TA4IC TB0IC TB1IC TB2IC	105 105 105 105
005Ah Ti 005Bh Ti 005Ch Ti 005Dh IN 005Eh IN	imer B0 Interrupt Control Register imer B1 Interrupt Control Register imer B2 Interrupt Control Register IT0 Interrupt Control Register	TB0IC TB1IC TB2IC	105 105 105
005Bh Ti 005Ch Ti 005Dh IN 005Eh IN	imer B1 Interrupt Control Register imer B2 Interrupt Control Register VT0 Interrupt Control Register	TB1IC TB2IC	105 105
005Ch Tri 005Dh IN 005Eh IN	imer B2 Interrupt Control Register	TB2IC	105
005Dh IN 005Eh IN	NT0 Interrupt Control Register		
005Eh IN		111010	100
		INT1IC	106
005Fh IN	VT2 Interrupt Control Register	INT2IC	106
0060h			100
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h D	MA2 Interrupt Control Register	DM2IC	105
	MA3 Interrupt Control Register	DM3IC	105
006Bh U	ART5 BUS Collision Detection Interrupt Control egister	U5BCNIC	105
006Ch U	ART5 Transmit Interrupt Control Register	S5TIC	105
006Dh U	ART5 Receive Interrupt Control Register	S5RIC	105
	ART6 BUS Collision Detection Interrupt control Register	U6BCNIC	105
006Fh U	ART6 Transmit Interrupt Control Register	S6TIC	105
	ART6 Receive Interrupt Control Register	S6RIC	105
	ART7 BUS Collision Detection Interrupt control Register	U7BCNIC	105
	ART7 Transmit Interrupt Control Register	S7TIC	105
	ART7 Receive Interrupt Control Register	S7RIC	105
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			
D080h to D17Fh			

Address 0180h D 0181h 0182h 0183h	Register MA0 Source Pointer	Symbol SAR0	Page 129
0181h 0182h		0,	
0182h			
010311			
0184h D	MA0 Destination Pointer	DADO	100
	IMAU Destination Pointer	DAR0	129
0185h			
0186h			
0187h			
0188h D	MA0 Transfer Counter	TCR0	129
0189h			
018Ah			
018Bh			
018Ch D	MA0 Control Register	DM0CON	129
018Dh			
018Eh			
018Fh	-		
0190h D	MA1 Source Pointer	SAR1	129
0191h			
0192h			
0193h			
	MA1 Destination Pointer	DAR1	129
01941 L		2.001	120
0195h 0196h			
0196h 0197h			
		7054	
	MA1 Transfer Counter	TCR1	129
0199h			
019Ah			
019Bh			
	MA1 Control Register	DM1CON	128
019Dh			
019Eh			
019Fh			
01A0h D	MA2 Source Pointer	SAR2	129
01A1h			
01A2h			
01A3h			
01A4h D	MA2 Destination Pointer	DAR2	129
01A5h			
01A6h			
01A7h			
	MA2 Transfer Counter	TCR2	129
01A9h		10112	.20
01A3h 01AAh			
01AAn 01ABh			
-		DUGOON	
	MA2 Control Register	DM2CON	128
01ADh			
01AEh			
01AFh			
	MA3 Source Pointer	SAR3	129
01B1h			
01B2h			
01B3h			
01B4h D	MA3 Destination Pointer	DAR3	129
01B5h			
01B6h			
01B7h			
01B8h D	MA3 Transfer Counter	TCR3	129
01B9h			-
01BAh			
01BBh			-
	MA3 Control Register	DM3CON	120
	WING CONTROL NEGISTER	DIVIDUUN	129
01BDh			
01BEh			
01BFh			
01C0h			
01C1h			
01C2h			

Addroso	Pogistor	Symbol	Dogo
Address 01C3h	Register	Symbol	Page
01C3h 01C4h			
01C411 01C5h			
01C5h			
01C7h			
01C8h	Timer B Count Source Select Register 0	TBCS0	158
01C9h	Timer B Count Source Select Register 1	TBCS1	158
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h	Timer A Count Source Select Register 0	TACS0	142
01D1h	Timer A Count Source Select Register 1	TACS1	142
01D2h	Timer A Count Source Select Register 2	TACS2	143
01D3h			
01D4h			
01D5h	Timer A Waveform Output Function Select Register	TAPOFS	143
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh		1	
01DEh		1	-
01DCh			
01DDh			
01DFh			
01E0h			
01E01			
01E111 01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h	Timer B Count Source Select Register 2	TBCS2	158
01E9h	Timer B Count Source Select Register 3	TBCS3	158
01EAh			
01EBh			
01ECh			
01EDh		1	
01EEh		1	-
01EFh		-	
01F0h		1	
01F1h		1	
01F2h			
01F2h 01F3h		+	
		+	
01F4h			
01F5h			
01F6h			
01F7h			
01F8h			
01F9h			
01FAh			
01FBh			
01FCh			
01FDh			
01FEh		1	
01FFh		1	
0200h		+	
02001h		+	
		-	
0202h			
0203h			
0204h			

AddressTerrupt Source Select Register 3First, First, 114020bhInterrupt Source Select Register 2IFSR.2A114020bhInterrupt Source Select Register 2IFSR.2A114020bhInterrupt Source Select Register 2IFSR.2A114020bhInterrupt Source Select Register 2IFSR.2A117020bhInterrupt Source Select Register 2AIER117020bhInterrupt Enable Register 2AIER117020bhAddress Match Interrupt Enable Register 2AIER117020bhAddress Match Interrupt Register 1RMAD0117021bhAddress Match Interrupt Register 1RMAD1117021bhAddress Match Interrupt Register 1RMAD1117021bhAddress Match Interrupt Register 3RMAD2117021bhAddress Match Interrupt Register 3RMAD3117021bhAddress Match Interrupt Register 3RMAD3117021bhAddress Match Interrupt Register 3FMR0275021bhAddress Match Interrupt Register 3FMR1276021bhAddress Match Interrupt Register 3FMR1276021bhAddress Match Interrupt Register 3FMR2117021bhAddress Match Interrupt Register 3FMR2117021bhAddress Match Interrupt Register 1FMR1276022bhFlash Memory Control Register 2FMR2277022bhFlash Memory Control Register 3FMR2278022bhF	Address	Register	Symbol	Page
2026hInterrupt Source Select Register 2IFSR1140207hInterrupt Source Select RegisterIFSR1130208hIII0208hIII0208hIII0208hIII0208hIII0208hIII0208hIII0208hAddress Match Interrupt Enable Register 2AIER1170207hAddress Match Interrupt Register 0RMAD01170218hAddress Match Interrupt Register 1RMAD11170218hAddress Match Interrupt Register 2RMAD11170218hAddress Match Interrupt Register 2RMAD21170218hAddress Match Interrupt Register 3RMAD31170218hAddress Match Interrupt Register 3RMAD31170218hAddress Match Interrupt Register 3RMAD31170218hAddress Match Interrupt Register 3FMR12760218hAddress Match Interrupt Register 3FMR12760218hAddress Match Interrupt Register 4FMR12760218hAddress Match Interrupt Register 1FMR12760218hAddress Match Interrupt Register 3FMR12760220hFlash Memory Control Register 1FMR12760221hFlash Memory Control Register 2FMR22770222hFlash Memory Control Register 6FMR62780228hI <td></td> <td></td> <td></td> <td></td>				
2027hInterrupt Source Select RegisterIFSR1132028hIIIIIIIII2028hIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII				
0208hImage: state of the state o			-	
2029hInternational stateInternational state020khInternational stateInternational state020chAddress Match Interrupt Enable Register 2AIER117020chAddress Match Interrupt Register 2AIER117021chAddress Match Interrupt Register 3RMAD0117021chAddress Match Interrupt Register 1RMAD1117021chInternational stateRMAD1117021chAddress Match Interrupt Register 1RMAD1117021chInternational stateRMAD2117021chAddress Match Interrupt Register 2RMAD2117021chInternational stateRMAD2117021chAddress Match Interrupt Register 3RMAD3117021chAddress Match Interrupt Register 3RMAD3117021chAddress Match Interrupt Register 1FMR1276021chAddress Match Interrupt Register 1FMR2277021chAddress Match Interrupt Register 3RMAD3117021chFlash Memory Control Register 1FMR1276022chFlash Memory Control Register 1FMR1276022chFlash Memory Control Register 1FMR2277022shInternational stateInternational state022shInternational stateInternational stateInternational state022shInternational stateInternational stateInternational state022shInternational stateInternational state <td< td=""><td></td><td></td><td>IFOR</td><td>113</td></td<>			IFOR	113
020AhImage: constraint of the section of				
020BhImage: style				
020ChImage: constraint of the sequence of the sequenc				
020DhAddress Match Interrupt Enable RegisterAIER117020FhAddress Match Interrupt Enable Register 2AIER211170217hAddress Match Interrupt Register 0RMAD011170218hAddress Match Interrupt Register 1RMAD111170218hAddress Match Interrupt Register 1RMAD111170218hAddress Match Interrupt Register 2RMAD211170218hAddress Match Interrupt Register 2RMAD211170218hAddress Match Interrupt Register 3RMAD311170219hImage 1Image 1Image 10210hAddress Match Interrupt Register 3RMAD311170219hImage 1FMR02750220hFlash Memory Control Register 0FMR02750221hFlash Memory Control Register 1FMR12760222hFlash Memory Control Register 2FMR22770223hImage 1Image 1Image 10224hImage 1Image 1Image 10225hImage 1Image 1Image 10226hImage 1Image 1Image 10227hImage 1Image 1Image 10228hImage 1Image 1Image 1022				
020EhAddress Match Interrupt Enable RegisterAIER117020FhAddress Match Interrupt Register 0RMAD01170211h				
020FhAddress Match Interrupt Enable Register 2AIER21170210hAddress Match Interrupt Register 0RMAD01170213h			4155	
0210h Address Match Interrupt Register 0 RMAD0 117 0211h				
0211h 0212hAddress Match Interrupt Register 1RMAD11170213h 0217hAddress Match Interrupt Register 1RMAD11170217h 0217hIII0218h 0218hAddress Match Interrupt Register 2RMAD21170218h 0218hAddress Match Interrupt Register 3RMAD31170219hIIII0217hIIII0218hAddress Match Interrupt Register 3RMAD31170219hIIII0217hFlash Memory Control Register 0FMR02750221hFlash Memory Control Register 1FMR12760222hFlash Memory Control Register 2FMR1I0225hIIII0225hIIII0225hIIII0225hIIII0225hIIII0225hIIII0225hIIII0225hIIII0225hIIII0225hIIII0225hIIII0225hIIII0225hIIII0225hIIII0225hIIII0225hIIII0225h <td></td> <td></td> <td></td> <td></td>				
0212h0213h0214hAddress Match Interrupt Register 1RMAD11170216h0217h0218hAddress Match Interrupt Register 2RMAD21170218h0218h0210h0210hAddress Match Interrupt Register 3RMAD31170210h0210h0210h0210h0210h0210h0210h0210h0210h0210h0210h0220h0221h0221h0225h0226h0227h0228h0229h0229h0229h0229h0229h. </td <td></td> <td>Address Match Interrupt Register 0</td> <td>RMAD0</td> <td>117</td>		Address Match Interrupt Register 0	RMAD0	117
0213hAddress Match Interrupt Register 1RMAD11170215h1171170215hAddress Match Interrupt Register 2RMAD21170213hAddress Match Interrupt Register 2RMAD21170213hAddress Match Interrupt Register 3RMAD31170215hAddress Match Interrupt Register 3RMAD31170216hAddress Match Interrupt Register 3RMAD31170217hAddress Match Interrupt Register 1FMR02750218hFlash Memory Control Register 1FMR12760222hFlash Memory Control Register 2FMR12760223hFlash Memory Control Register 2FMR12760224hIIII0225hIIII0226hIIII0227hIIIII0228hIIIII0228hIIIII0228hIIIII0228hIIIII0228hIIIII0228hIIIII0228hIIIII0228hIIIII0228hIIIII0228hIIIII0228hIIII <tdi< td="">0228h<t< td=""><td></td><td></td><td></td><td></td></t<></tdi<>				
0214h 0215hAddress Match Interrupt Register 1RMAD11170216hII0217hII0218hAddress Match Interrupt Register 2RMAD21170218hAddress Match Interrupt Register 3RMAD31170218hIII0218hAddress Match Interrupt Register 3RMAD31170218hIII0218hAddress Match Interrupt Register 3RMAD31170218hIII0218hIII0218hIII0218hIII0218hIII0218hIII0218hIII0218hIII0220hFlash Memory Control Register 1FMR12760223hIIII0224hIIII0225hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIII </td <td></td> <td></td> <td></td> <td></td>				
0215h 0216h110217hII0218hAddress Match Interrupt Register 2RMAD21170218hIII0216hAddress Match Interrupt Register 3RMAD31170216hAddress Match Interrupt Register 3RMAD31170216hIII0217hIII0218hIII0217hIII0218hIII0219hFlash Memory Control Register 0FMR12760221hFlash Memory Control Register 2FMR22770223hIIII0224hIIII0225hIIII0226hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hIIII0228hII				
0216hImage: constraint of the sector of the sec		Address Match Interrupt Register 1	RMAD1	117
0217hImage: constraint of the sector of the sec				
0218h 0219hAddress Match Interrupt Register 2RMAD21170219h0218h0218h0218h0218h0218h0218h0218h0218h0218h0218h0221h18ah Memory Control Register 00223h0224h0225h0226h0227h0228h0229h0229h0229h0229h0229h0229h0229h0229h0229h0229h0229h0229h0229h0229h </td <td>0216h</td> <td></td> <td></td> <td></td>	0216h			
0219h 0210hImage and the set of the s	0217h			
021AhImage: constraint of the sector of the sec	0218h	Address Match Interrupt Register 2	RMAD2	117
021BhAddress Match Interrupt Register 3RMAD3117021DhInterrupt Register 3RMAD3117021FhInterrupt Register 0FMR02750221hFlash Memory Control Register 1FMR12760222hFlash Memory Control Register 2FMR22770223hInterrupt Register 2FMR22770223hInterrupt Register 3Interrupt Register 3Interrupt Register 30224hFlash Memory Control Register 2FMR22770223hInterrupt Register 3Interrupt Register 3Interrupt Register 30224hInterrupt Register 3Interrupt Register 3Interrupt Register 30225hInterrupt Register 3Interrupt Register 3Interrupt Register 30226hInterrupt Register 6FMR6Interrupt Register 30227hInterrupt Register 6FMR62780227hInterrupt Register 6FMR62780230hInterrupt Register 6FMR62780231hInterrupt Register 6FMR62780231hInterrupt Register 6FMR62780231hInterrupt Register 6FMR62780231hInterrupt Register 7Interrupt Register 7Interrupt Register 70233hInterrupt Register 7Interrupt Register 7Interrupt Register 70234hInterrupt Register 7Interrupt Register 7Interrupt Register 70235hInterrupt Register 3Interrupt Register 7Interrupt Register 70236h<	0219h			
021Ch 021DhAddress Match Interrupt Register 3RMAD3117021Dh 021EhInterrupt Register 3RMAD3117021FhInterrupt Register 0FMR02750220hFlash Memory Control Register 1FMR12760221hFlash Memory Control Register 2FMR22770223hInterrupt Register 3Interrupt Register 3Interrupt Register 30224hInterrupt Register 4FMR22770223hInterrupt Register 4Interrupt Register 3Interrupt Register 30224hInterrupt Register 4Interrupt Register 3Interrupt Register 30225hInterrupt Register 6Interrupt Register 3Interrupt Register 30226hInterrupt Register 6Interrupt Register 6Interrupt Register 60226hInterrupt Register 6FMR62780230hInterrupt Register 6FMR62780231hInterrupt Register 6FMR62780231hInterrupt Register 6FMR62780231hInterrupt Register 6FMR62780231hInterrupt Register 6FMR62780231hInterrupt Register 6Interrupt Register 6Interrupt Register 60231hInterrupt Register 6FMR62780231hInterrupt Register 7Interrupt Register 7Interrupt Register 70231hInterrupt Register 7Interrupt Register 7Interrupt Register 70231hInterrupt Register 7Interrupt Register 7Interrupt Register	021Ah			
021Dh 021EhImage: Constraint of the sector	021Bh		1	
021EhImage: start of the start o	021Ch	Address Match Interrupt Register 3	RMAD3	117
021FhImage: start of the start o	021Dh			
0220hFlash Memory Control Register 0FMR02750221hFlash Memory Control Register 1FMR12760223hFMR22770223hImage: Control Register 2FMR22770223hImage: Control Register 2FMR22770223hImage: Control Register 2FMR22770223hImage: Control Register 2FMR22770223hImage: Control Register 2FMR2Image: Control Register 20225hImage: Control Register 2Image: Control Register 2Image: Control Register 20224hImage: Control Register 6FMR62780225hImage: Control Register 6FMR62780225hImage: Control Register 6FMR62780230hFlash Memory Control Register 6FMR62780231hImage: Control Register 6FMR62780234hImage: Control Register 6FMR6Image: Control Register 60234hImage: Control Register 6Image: Control Register 6Image: Control Register 60234hImage: Control Register 6Image: Control Register 6Image: Control Register 60234hImage: Control Register 7Image: Control Register 7Image: Control Register 70234hImage: Control Register 7Image: Control Register 7Image: Control Register 70234hImage: Control Register 7Image: Control Register 7Image: Control Register 70234hImage: Control Register 7Image: Control Register 7Image: Control Registe	021Eh			
0221hFlash Memory Control Register 1FMR12760222hFlash Memory Control Register 2FMR22770223h	021Fh			
0221hFlash Memory Control Register 1FMR12760222hFlash Memory Control Register 2FMR22770223h		Flash Memory Control Register 0	FMR0	275
0222h Flash Memory Control Register 2 FMR2 277 0223h	0221h		FMR1	
O223h O O 0224h I I 0225h I I 0226h I I 0227h I I 0228h I I 0231h I I 0233h I I 0234h I I 0235h I I 0236h I I 0238h I I 0238h I I 0238h				
0224h Image: constraint of the second s		···		
0225hImage: constraint of the sector of the sec				
0226h Image: Mark Stress of the sector of the			1	
0227hImage: constraint of the sector of the sec				
0228hImage: constraint of the sector of the sec				
0229hImage: constraint of the sector of the sec				
022AhImage: constraint of the sector of the sec				
022BhImage: constraint of the sector of the sec				
022ChImage: star of the star				
O22DhImage: Constraint of the constraint				
022EhImage: constraint of the sector of the sec				
022FhImage: start of the start o				
O230hFlash Memory Control Register 6FMR62780231h0232h0233h0234h0235h0236h0237h0238h0239h0238h0239h0240h0241h				
0231hImage: constraint of the second sec	-			
0232hImage: constraint of the sector of the sec		Flash Memory Control Register 6	FMR6	278
0233hImage: constraint of the sector of the sec				
0234hImage: constraint of the sector of the sec				
0235hImage: constraint of the sector of the sec				
0236h Image: constraint of the second s	0234h			
0237hImage: constraint of the sector of the sec	0235h			
0238hImage: constraint of the sector of the sec	0236h			
0239hImage: constraint of the second sec	0237h			
023AhImage: constraint of the second sec	0238h		1	
023BhImage: constraint of the second sec	0239h		1	
023Ch Image: Constraint of the second seco	023Ah		1	
023DhImage: constraint of the second sec	023Bh			l
O23Eh Image: Constraint of the second s	023Ch		1	1
023Fh Image: Constraint of the second s	023Dh		1	
023Fh Image: Constraint of the second s	023Eh		1	1
0240h Image: Constraint of the second s			1	
0241h Image: Constraint of the second s				
0242h Image: Constraint of the second seco				
0243hImage: Constraint of the second sec			+	
0244hUARTO Special Mode Register 4UOSMR41860245hUARTO Special Mode Register 3UOSMR31850246hUARTO Special Mode Register 2UOSMR21850247hUARTO Special Mode RegisterUOSMR184				-
0245hUART0 Special Mode Register 3U0SMR31850246hUART0 Special Mode Register 2U0SMR21850247hUART0 Special Mode RegisterU0SMR184		LIAPTO Special Mode Presister 4		100
0246h UARTO Special Mode Register 2 U0SMR2 185 0247h UARTO Special Mode Register U0SMR 184		· -		
0247h UART0 Special Mode Register U0SMR 184				
		· -		
U248h UAR10 Iransmit/Receive Mode Register U0MR 181		· –		
	0248h	UAKI0 Iransmit/Receive Mode Register	UOMR	181

Address 0249h	Register Symbol JART0 Bit Rate Register U0BRG		Page 181	
024911 024Ah	UART0 Transmit Buffer Register	UOTB	181	
024An		0018	160	
024Bn	LIADTO Tropomit/Dessive Control Desister 0	U0C0	100	
024Ch	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0	182	
-	9		183	
024Eh	UART0 Receive Buffer Register	U0RB	180	
024Fh		LICON	101	
0250h	UART Transmit/Receive Control Register 2	UCON	184	
0251h 0252h				
0252h				
0253h 0254h	LIADT1 Createl Made Destinter 4		400	
0254h	UART1 Special Mode Register 4 UART1 Special Mode Register 3	U1SMR4 U1SMR3	186	
0255h	UART1 Special Mode Register 3	U1SMR3	185	
0250h	UART1 Special Mode Register	U1SMR	185 184	
0258h	UART1 Transmit/Receive Mode Register	U1SINK U1MR	184	
0258h		U1BRG	-	
0259h 025Ah	UART1 Bit Rate Register	UITB	181 171	
025An 025Bh	UART1 Transmit Buffer Register		1/1	
025Bh 025Ch	UART1 Transmit/Receive Control Register 0	U1C0	181	
025Ch 025Dh	UART1 Transmit/Receive Control Register 0	U1C0	-	
025Dh 025Eh	UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register	U1C1 U1RB	183	
025En 025Fh	CANT I NECEIVE DUIIEI NEGISLEI	UIID	171	
025FN				
0260h				
0261h 0262h				
0263h 0264h	LIART2 Special Made Register 4	11281404	400	
	UART2 Special Mode Register 4	U2SMR4 U2SMR3	186	
0265h	UART2 Special Mode Register 3	U2SMR3 U2SMR2	185	
0266h	UART2 Special Mode Register 2	U2SMR2 U2SMR	185	
0267h 0268h	UART2 Special Mode Register	U2SMR U2MR	184	
0268h 0269h	UART2 Transmit/Receive Mode Register	U2MR U2BRG	181	
	UART2 Bit Rate Register		181	
026Ah 026Bh	UART2 Transmit Buffer Register	U2TB	171	
026Bh 026Ch	LIAPT2 Transmit/Pageting Control Desister 0	U2C0	100	
026Ch 026Dh	UART2 Transmit/Receive Control Register 0	U2C0 U2C1	182	
026Dh	UART2 Transmit/Receive Control Register 1	U2C1 U2RB	183 180	
026Eh 026Fh	UART2 Receive Buffer Register	UZKB	180	
026Fn 0270h	SI/O3 Transmit/Receive Register	S3TRR	200	
0270h		031111	226	
0271h 0272h	SI/O3 Control Register	S3C	000	
0272h	SI/O3 Bit Rate Register	S3BRG	226	
			226	
0274h 0275h	SI/O4 Transmit/Receive Register	S41RR	226	
0275h 0276h	SI/O4 Control Register	S4C	200	
	SI/O4 Bit Rate Register	S4C S4BRG	226	
0277h 0278h	SI/O4 Bit Rate Register SI/O34 Control Register 2	S4BRG S34C2	226 227	
0278h		00402	221	
0279h 027Ah				
027Bh				
027Ch 027Dh				
027Dh 027Eh				
027Fh				
0280h				
0281h				
0282h				
0283h	LIADTE Special Made Deviation 4	LIECHIDA	100	
0284h	UART5 Special Mode Register 4	U5SMR4	186	
0285h	UART5 Special Mode Register 3	U5SMR3	185	
0286h	UART5 Special Mode Register 2	U5SMR2	185	
0287h	UART5 Special Mode Register	U5SMR	184	
0288h	UART5 Transmit/Receive Mode Register	U5MR	181	
0289h	UART5 Bit Rate Register	U5BRG	181	

Address	Register	Symbol	Page
028Ah	UART5 Transmit Buffer Register	U5TB	180
028Bh			
028Ch	UART5 Transmit/Receive Control Register 0	U5C0	182
028Dh	UART5 Transmit/Receive Control Register 1	U5C1	183
028Eh	UART5 Receive Buffer Register	U5RB	171
028Fh			
0290h			
0291h			
0292h			
0293h			
0294h	UART6 Special Mode Register 4	U6SMR4	186
0295h	UART6 Special Mode Register 3	U6SMR3	185
0296h	UART6 Special Mode Register 2	U6SMR2	185
0297h	UART6 Special Mode Register	U6SMR	184
0298h	UART6 Transmit/Receive Mode Register	U6MR	181
0299h	UART6 Bit Rate Register	U6BRG	181
029Ah	UART6 Transmit Buffer Register	U6TB	180
029Bh			
029Ch	UART6 Transmit/Receive Control Register 0	U6C0	182
029Dh	UART6 Transmit/Receive Control Register 1	U6C1	183
029Eh	UART6 Receive Buffer Register	U6RB	180
029Fh			
02A0h			
02A1h			
02A2h			
02A3h			
02A4h	UART7 Special Mode Register 4	U7SMR4	186
02A5h	UART7 Special Mode Register 3	U7SMR3	185
02A6h	UART7 Special Mode Register 2	U7SMR2	185
02A7h	UART7 Special Mode Register	U7SMR	184
02A8h	UART7 Transmit/Receive Mode Register	U7MR	181
02A9h	UART7 Bit Rate Register	U7BRG	181
02AAh	UART7 Transmit Buffer Register	U7TB	180
02ABh			
02ACh	UART7 Transmit/Receive Control Register 0	U7C0	182
02ADh	UART7 Transmit/Receive Control Register 1	U7C1	183
02AEh	UART7 Receive Buffer Register	U7RB	180
02AFh			
02B0h			
to			
02FFh			
0300h	Timer B3,4,5 Count Start Flag	TBSR	157
0301h			
0302h	Timer A1-1 Register	TA11	171
0303h			
0304h	Timer A2-1 Register	TA21	171
0305h			
0306h	Timer A4-1 Register	TA41	171
0307h			
0308h	Three-Phase PWM Control Register 0	INVC0	168
0309h	Three-Phase PWM Control Register 1	INVC1	169
030Ah	Three-Phase Output Buffer Register 0	IDB0	170
030Bh	Three-Phase Output Buffer Register 1	IDB1	170
	B IT T	DTT	170
030Ch	Dead Time Timer		170
030Ch 030Dh	Timer B2 Interrupt Generation Frequency Set	ICTB2	
030Dh			170
030Dh 030Eh	Timer B2 Interrupt Generation Frequency Set		
030Dh 030Eh 030Fh	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	170
030Dh 030Eh 030Fh 0310h	Timer B2 Interrupt Generation Frequency Set		
030Dh 030Eh 030Fh 0310h 0311h	Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register	ІСТВ2 ТВ3	170 156
030Dh 030Eh 030Fh 0310h 0311h 0312h	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	170
030Dh 030Eh 030Fh 0310h 0311h 0312h 0313h	Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register Timer B4 Register	ICTB2 ТВ3 ТВ4	170 156 156
030Dh 030Eh 030Fh 0310h 0311h 0312h 0313h 0314h	Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register	ІСТВ2 ТВ3	170 156
030Dh 030Eh 030Fh 0310h 0311h 0312h 0313h 0314h 0315h	Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register Timer B4 Register	ICTB2 ТВ3 ТВ4	170 156 156
030Dh 030Eh 030Fh 0310h 0312h 0312h 0313h 0314h 0315h 0316h	Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register Timer B4 Register	ICTB2 ТВ3 ТВ4	170 156 156
030Dh 030Eh 030Fh 0310h 0311h 0312h 0313h 0314h 0315h 0316h 0317h	Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register Timer B4 Register	ICTB2 ТВ3 ТВ4	170 156 156
030Dh 030Eh 030Fh 0310h 0311h 0312h 0312h 0313h 0314h 0315h 0316h	Timer B2 Interrupt Generation Frequency Set Counter Timer B3 Register Timer B4 Register	ICTB2 ТВ3 ТВ4	170 156 156

Address	Register	Symbol Page		
031Ah				
031Bh	Timer B3 Mode Register	TB3MR	156	
031Ch	Timer B4 Mode Register	TB4MR	156	
031Dh	Timer B5 Mode Register	TB5MR	156	
031Eh				
031Fh				
0320h	Count Start Flag	TABSR	157	
0321h				
0322h	One-Shot Start Flag	ONSF	141	
0323h	Trigger Select Register	TRGSR	141	
0324h	Up/Down Flag	UDF	140	
0325h				
0326h	Timer A0 Register	TA0	153	
0327h				
0328h	Timer A1 Register	TA1	153	
0329h				
032Ah	Timer A2 Register	TA2	153	
032Bh				
032Ch	Timer A3 Register	TA3	153	
032Dh				
032Eh	Timer A4 Register	TA4	153	
032Fh				
0330h	Timer B0 Register	TB0	156	
0331h				
0332h	Timer B1 Register	TB1	156	
0333h				
0334h	Timer B2 Register	TB2	156	
0335h				
0336h	Timer A0 Mode Register	TA0MR	139	
0337h	Timer A1 Mode Register	TA1MR	139	
0338h	Timer A2 Mode Register	TA2MR	139	
0339h	Timer A3 Mode Register	TA3MR	139	
033Ah	Timer A4 Mode Register	TA4MR	139	
033Bh	Timer B0 Mode Register	TB0MR	156	
033Ch	Timer B1 Mode Register	TB1MR	156	
033Dh	Timer B2 Mode Register	TB2MR	156	
033Eh	Timer B2 Special Mode Register	TB2SC	171	
033Fh				
0340h				
0341h				
0342h				
0343h				
0344h				
0345h				
0346h				
0340h				
0347H				
0349h				
034911 034Ah				
034An 034Bh				
034Bn				
034Dh				
034Eh				
034Fh				
0350h				
0351h				
0352h				
0353h				
0354h				
0355h				
0356h				
0357h				
0358h				
0359h				
035Ah				

Address	Register	Symbol	Page
035Ch	Register	Symbol	Faye
035Dh			
035Eh			
035Fh			
0360h	Pull Up Control Pogiator 0	PUR0	004
	Pull-Up Control Register 0		261
0361h	Pull-Up Control Register 1	PUR1	261
0362h	Pull-Up Control Register 2	PUR2	262
0363h			
0364h			
0365h			
0366h	Port Control Register	PCR	262
0367h			
0368h			
0369h			
036Ah			
036Bh			
036Ch			
036Dh			
036Eh			
036Fh			1
0370h			1
0371h			1
0372h		1	1
0373h		1	1
0374h			<u>†</u>
0375h			<u> </u>
0376h			+
0377h			1
0378h		+	<u> </u>
0379h			
037Ah			
037Bh			
037Ch	Count Source Protection Mode Register	CSPR	400
	-		120
037Dh	Watchdog Timer Reset Register	WDTR	119
037Eh	Watchdog Timer Start Register	WDTS	119
037Fh	Watchdog Timer Control Register	WDC	119
0380h			
0381h			
0382h			
0383h			
0384h			
0385h			
0386h			
0387h			
0388h			
0389h			
038Ah		T	1
038Bh			T
038Ch			1
038Dh			1
038Eh		1	1
038Fh		1	1
0390h	DMA2 Source Select Register	DM2SL	125
0391h	*	1	· ·
0392h	DMA3 Source Select Register	DM3SL	125
0393h			
0394h			+
0395h		+	+
0396h		+	ł
0397h	DMA0 Source Select Periote-	DMOSI	105
0398h	DMA0 Source Select Register	DM0SL	125
0399h		DATION	
039Ah	DMA1 Source Select Register	DM1SL	125
039Bh			
	1	1	
039Ch			
039Dh			

Address	Register	Symbol	Page
03A0h			
03A1h			
03A2h			
03A3h			
03A4h			
03A5h			
03A6h			
03A7h			
03A8h			
03A9h			
03AAh			
03ABh			
03ACh			
03ADh			
03AEh 03AFh			
03AFn 03B0h			
03B0h 03B1h			
03B1h 03B2h			
03B2h 03B3h			
03B3h 03B4h			
03B4h 03B5h			
03B6h			
03B7h			
03B8h			
03B9h			
03BAh			
03BBh			
03BCh	CRC Data Register	CRCD	251
03BDh	0		
03BEh	CRC Input Register	CRCIN	251
03BFh			
03C0h	A/D Register 0	AD0	235
03C1h			
03C2h	A/D Register 1	AD1	235
03C3h			
03C4h	A/D Register 2	AD2	235
03C5h			
03C6h	A/D Register 3	AD3	235
03C7h			
03C8h	A/D Register 4	AD4	235
03C9h			
03CAh	A/D Register 5	AD5	235
03CBh			
03CCh	A/D Register 6	AD6	235
03CDh			
03CEh	A/D Register 7	AD7	235
03CFh			
03D0h			
03D1h			
03D2h			
03D3h	A/D Control Register 2		005
03D4h	A/D Control Register 2	ADCON2	235
03D5h 03D6h	A/D Control Register 0	ADCON0	234
03D0h	A/D Control Register 1	ADCON0 ADCON1	
03D8h	D/A0 Register	DA0	234 250
03D9h		5/10	230
03DAh	D/A1 Register	DA1	250
03DBh			
03DCh	D/A Control Register	DACON	250
03DDh	-		
03DEh			
03DFh			
03E0h	Port P0 Register	P0	260
03E1h	Port P1 Register	P1	260
03E2h	Port P0 Direction Register	PD0	259
03E2h 03E3h	Port P0 Direction Register Port P1 Direction Register	PD0 PD1	259 259

Address	Register	Symbol	Page
03E4h	Port P2 Register	P2	260
03E5h	Port P3 Register P3		260
03E6h	Port P2 Direction Register	PD2	259
03E7h	Port P3 Direction Register	PD3	259
03E8h	Port P4 Register	P4	260
03E9h	Port P5 Register	P5	260
03EAh	Port P4 Direction Register	PD4	259
03EBh	Port P5 Direction Register	PD5	259
03ECh	Port P6 Register	P6	260
03EDh	Port P7 Register	P7	260
03EEh	Port P6 Direction Register	PD6	259
03EFh	Port P7 Direction Register	PD7	259
03F0h	Port P8 Register	P8	260
03F1h	Port P9 Register	P9	260
03F2h	Port P8 Direction Register	PD8	259
03F3h	Port P9 Direction Register	PD9	259
03F4h	Port P10 Register	P10	260
03F5h			
03F6h	Port P10 Direction Register	PD10	259
03F7h			
03F8h			
03F9h			
03FAh			
03FBh			
03FCh			
03FDh			
03FEh			
03FFh			
D000h			
to D7FFh			
OFS1	Optional Feature Select Address	OFS1	272

M16C/64 Group RENESAS MCU

1. Overview

1.1 Features

The M16C/64 Group MCUs incorporate the M16C/60 Series CPU core and flash memory, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space (expandable to 4 Mbyte), this MCU is capable of executing instructions at high speed. In addiditon, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the M16C/64 Group supports operating modes that allow additional power control. The MCU also uses an anti-noise configuration to reduce emissions of electromagnetic noise and is designed to withstand EMI. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

1.1.1 Applications

Audio, cameras, television, home appliance, office equipment, communication equipment, portable equipment, industrial equipment, etc.

1.2 Specifications

Tables 1.1 and 1.2 list Specifications Outline.

Table 1.1	Specifications	(1)
-----------	----------------	-----

Item	Function	Specification
CPU	Central processing unit	 M16C/60 core (multiplier: 16-bit × 16-bit → 32 bits, multiply and accumulate instruction: 16 × 16 + 32 → 32 bits) Number of basic instructions: 91 Minimum instruction execution time: 40.0 ns (f(BCLK) = 25 MHz, VCC1 = VCC2 = 2.7 to 5.5 V) Operating modes: Single-chip, memory expansion, and microprocessor
Memory	ROM, RAM, data flash	See Table 1.3 "Product List".
Voltage Detection	Voltage detection circuit	Low-voltage detection unit
Clock	Clock generation circuit	 4 circuits: Main clock, sub clock, on-chip oscillator (125 kHz), PLL frequency synthesize Oscillation stop detection: Main clock oscillation stop detection and reoscillation detection function Frequency divider circuit: Divide ratio selectable from 1, 2, 4, 8 and 16 Low-power consumption modes: Wait mode, stop mode
External Bus Expansion	Bus and memory expansion	 Address space: 1 Mbyte External bus interface: 0 to 3 waits states, chip select 4 outputs, memory area expansion function (up to 4 Mbytes) Bus format: Separate bus or multiplexed bus selectable, data bus width selectable (8 or 16 bits), number of address buses selectable (12, 16, or 20 buses)
I/O Ports	Programmable I/O ports	CMOS I/O ports: 85, selectable pull-up resistor Nch open drain ports: 3
Interrupts		 Interrupt vectors: 70 External interrupt input: 13 (NMI, INT × 8, key input × 4) Interrupt priority levels: 7
Watchdog Tin	ner	15 bits x 1 (with prescaler) Automatic reset start function selectable
DMA	DMAC	 4 channels, cycle steal mode Trigger sources: 43 Transfer modes: 2 (single transfer, repeat transfer)
Timer	Timer A	16-bit timer x 5 Timer mode, event counter mode, one shot timer mode, pulse width modulation (PWM) mode Event counter two-phase pulse signal processing (two-phase encoder input) x 3 channels
	Timer B	16-bit timer × 6 Timer mode, event counter mode, pulse period measurement mode, pulse width measurement mode
	Timer functions for three- phase motor control	Three-phase inverter control (timer A1, timer A2, timer A4, timer B2), On-chip dead time timer
Serial Interface	UART0 to UART2, UART5 to UART7	Clock synchronous/asynchronous × 6 channels I ² C-bus, IEBus ⁽¹⁾ , special mode 2, SIM (UART2)
	SI/O3, SI/O4	Clock synchronization only × 2 channels

Note:

1. IEBus is a registered trademark of NEC Electronics Corporation.

Table 1.2	Specifications	(2)
-----------	----------------	-----

Item	Function	Specification			
A/D Conve	erter	10-bit resolution × 26 channels, including sample and hold function, Conversion time: 1.72 μs			
D/A Conve	erter	8-bit resolution × 2			
CRC Calcu	ulation Circuit	CRC-CCITT (X^{16} + X^{12} + X^5 + 1) compliant			
Flash Memory		Programming and erasure power supply voltage: 2.7 V to 5.5 V Programming and erasure endurance: 100 times Program security: ROM code protect, ID code check			
Debug Function		Functions on-chip debug, on-board flash rewrite function, address match × 4			
Operation Frequency/Supply Voltage		25 MHz/VCC1 = VCC2 = 2.7 to 5.5 V			
Power Consumption		20 mA (25 MHz/VCC1 = VCC2 = 3 V)TBD 3.0 μA(VCC1 = VCC2 = 3 V, in stop mode)			
Operating Temperature		-20°C to 85°C, -40°C to 85°C			
Package		100-pin QFP: PRQP0100JD-B (Previous package code: 100P6F-A) 100-pin LQFP: PLQP0100KB-A (Previous package code: 100P6Q-A)			

1.3 Product List

Table 1.3 lists product information. Figure 1.1 shows part numbers, memory sizes, and packages. Figure 1.2 shows a Marking Diagram of Flash Memory Version (Top View).

Table 1.3 Product List	
------------------------	--

		ROM Capacity			RAM			
Part No.		Program ROM 1	Program ROM 2	Data Flash	Capacity	Package Code	Remarks	
R5F36406NFA	(D)	128 Kbytes	16 Kbytes	4 Kbytes	12 Kbytes	PRQP0100JD-B	Operating	
R5F36406NFB	(D)			× 2 blocks		PLQP0100KB-A	temperature	
R5F3640DNFA	(D)	256 Kbytes	16 Kbytes	4 Kbytes	16 Kbytes	PRQP0100JD-B	-20°C to 85°C	
R5F3640DNFB	(D)			× 2 blocks		PLQP0100KB-A		
R5F3640MNFA	(D)	512 Kbytes	16 Kbytes	4 Kbytes	31 Kbytes	PRQP0100JD-B		
R5F3640MNFB	(D)			× 2 blocks		PLQP0100KB-A		
R5F36406DFA	(D)	128 Kbytes	16 Kbytes	4 Kbytes	12 Kbytes	PRQP0100JD-B	Operating	
R5F36406DFB	(D)			× 2 blocks		PLQP0100KB-A	temperature	
R5F3640DDFA	(D)	256 Kbytes	16 Kbytes	4 Kbytes	16 Kbytes	PRQP0100JD-B	-40°C to 85°C	
R5F3640DDFB	(D)			× 2 blocks		PLQP0100KB-A		
R5F3640MDFA	(D)	512 Kbytes	16 Kbytes	4 Kbytes	31 Kbytes	PRQP0100JD-B		
R5F3640MDFB	(D)			× 2 blocks		PLQP0100KB-A		

(D) : Under development

Note:

1. Previous package codes are as follows. PRQP0100JD-B: 100P6F-A, PLQP0100KB-A: 100P6Q-A



Figure 1.1 Correspondence of Part No., with Memory Size and Package



Figure 1.2 Marking Diagram of Flash Memory Version (Top View)

1.4 Block Diagram

Figure 1.3 is a M16C/64 Group Block Diagram.



Figure 1.3 Block Diagram

1.5 Pin Assignments

Figures 1.4 and 1.5 show pin assignments (top view). Tables 1.4 and 1.5list Pin Names, for 100-Pin Package.



Figure 1.4 Pin Assignment (Top View)





Pin N								
		Control Pin	Port	Interrupt			A/D converter	Bus Control Pin
FA	FB	Control 1 III			Timer	Serial interface	D/A converter	Dus Control 1 III
1	99		P9_6			SOUT4	ANEX1	
2	100		P9_5			CLK4	ANEX0	
3	1		P9_4		TB4IN		DA1	
4	2		P9_3		TB3IN		DA0	
5	3		P9_2		TB2IN	SOUT3		
6	4		P9_1		TB1IN	SIN3		
7	5		P9_0		TB0IN	CLK3		
8	6	BYTE						
9	7	CNVSS						
10	8	XCIN	P8_7					
11	9	XCOUT	P8_6					
12	10	RESET						
13	11	XOUT						
14	12	VSS						
15	13	XIN						
16	14	VCC1						
17	15		P8_5	NMI	SD			
18	16		P8_4	INT2	ZP			
19	17		P8_3	INT1				
20	18		P8_2	INT0				
21	19		P8_1		TA4IN/U	CTS5/RTS5		
22	20		P8_0		TA4OUT/U	RXD5/SCL5		
23	21		P7_7		TA3IN	CLK5		
24	22		P7_6		TA3OUT	TXD5/SDA5		
25	23		P7_5		TA2IN/W			
26	24		P7_4		TA2OUT/W			
27	25		P7_3		TA1IN/V	CTS2/RTS2		
28	26		P7_2		TA1OUT/V	CLK2		
29	27		P7_1		TA0IN/TB5IN	RXD2/SCL2		
30	28		P7_0		TA0OUT	TXD2/SDA2		
31	29		P6_7			TXD1/SDA1		
32	30		P6_6			RXD1/SCL1		
33	31		P6_5			CLK1		
34	32		P6_4			CTS1/RTS1/CTS0/CLKS1		
35	33		P6_3			TXD0/SDA0		
36	34		P6_2			RXD0/SCL0		
37	35		P6_1			CLK0		
38	36		P6_0			CTS0/RTS0		
39	37		P5_7					RDY/CLKOUT
40	38		P5_6					ALE
41	39		P5_5					HOLD
42	40		P5_4					HLDA
43	41		P5_3					BCLK
44	42		P5_2					RD
45	43		P5_1					WRH/BHE
46	44		P5_0					WRL/WR
47	45		P4_7			TXD7/SDA7		CS3
48	46		P4_6			RXD7/SCL7		CS2
49	47		P4_5			CLK7		CS1
			P4_4	1	i	CTS7/RTS7	1	CS0

 Table 1.4
 Pin Names for 100-Pin Package(1)

Pin No.

FΒ

AVSS

VREF

AVCC

P0_5

P0_4

P0_3

P0_2

P0_1

P0_0

P10_7

P10_6

P10_5

P10_4

P10_3

P10_2

P10_1

P10_0

P9_7

KI3

KI2

KI1

KI0

VCC2

VSS

FA

Control			I/O Pin Fur	nctions for of Periphera	al Modules	
Pin	Port	Interrupt	Timer	Serial interface	A/D converter D/A converter	Bus Control Pin
	P4_3					A19
	P4_2					A18
	P4_1					A17
	P4_0					A16
	P3_7					A15
	P3_6					A14
	P3_5					A13
	P3_4					A12
	P3_3					A11
	P3_2					A10
	P3_1					A9
VCC2						
	P3_0					A8, [A8/D7]
/SS						
	P2_7				AN2_7	A7, [A7/D7], [A7/D6]
	P2_6				AN2_6	A6, [A6/D6], [A6/D5]
	P2_5	INT7			AN2_5	A5, [A5/D5], [A5/D4]
	P2_4	INT6			AN2_4	A4, [A4/D4], [A4/D3]
	P2_3				AN2_3	A3, [A3/D3], [A3/D2]
	P2_2				AN2_2	A2, [A2/D2], [A2/D1]
	P2_1				AN2_1	A1, [A1/D1], [A1/D0]
	P2_0				AN2_0	A0, [A0/D0], A0
	P1_7	INT5				D15
	P1_6	INT4				D14
	P1_5	INT3				D13
	P1_4					D12
	P1_3			TXD6/SDA6		D11
	P1_2			RXD6/SCL6		D10
	P1_1			CLK6		D9
	P1_0			CTS6/RTS6		D8
	P0_7				AN0_7	D7
	P0_6				AN0_6	D6
		1				

AN0_5

AN0_4

AN0_3

AN0_2

AN0_1

AN0_0

AN7

AN6

AN5

AN4

AN3

AN2 AN1

AN0

ADTRG

SIN4

D5

D4

D3

D2

D1

D0

Table 1.5 Pin

1.6 Pin Functions

Table 1.6Pin Functions (1)

Signal Name	Pin Name	I/O	Power Supply	
Power supply input	VCC1 VCC2 VSS	I	-	Apply 2.7 to 5.5 V to pins VCC1 and VCC2 (VCC1 =VCC2) and 0 V to the VSS pin $^{(1)}$
Analog power supply input	AVCC AVSS	I	VCC1	Apply the power supply for the A/D converter. Connect the AVCC pin to VCC1. Connect the AVSS pin to VSS.
Reset input	RESET	I	VCC1	Low active input pin. Driving this pin Low resets the MCU.
CNVSS	CNVSS	I	VCC1	Input pin to switch processor mode. To start up in single-chip mode after a reset, connect the CNVSS pin to VSS via resister. To start up in microprocessor mode, connect the CNVSS pin to VSS1.
External data bus width select input	BYTE	I	VCC1	Input pin to select the data bus of the external memory area. The data bus is 16-bit when it is Low and 8-bit when it is High. This pin must be fixed either High or Low. Connect the BYTE pin to VSS in single-chip mode
Bus control pins	D0 to D7	I/O	VCC2	Inputs or outputs data (D0 to D7) while accessing an external memory area with separate bus
	D8 to D15	I/O	VCC2	Inputs or outputs data (D8 to D15) while accessing an external memory area with 16-bit separate bus
	A0 to A19	0	VCC2	Outputs address bits A0 to A19
	A0/D0 to A7/D7	I/O	VCC2	Inputs or outputs data (D0 to D7) and outputs address bits (A0 to A7) by timesharing, while accessing an external memory area with 8-bit multiplexed bus
	A1/D0 to A8/D7	I/O	VCC2	Inputs or outputs data (D0 to D7) and outputs address bits (A1 to A8) by timesharing, while accessing an external memory area with 16-bit multiplexed bus
	CS0 to CS3	0	VCC2	Outputs chip-select signals $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ to specify an external memory area
	WRL/WR WRH/BHE RD	0	VCC2	Low active output pins. Outputs WRL, WRH, (WR, BHE), RD signals. WRL and WRH can be switched with or WR and BHE can be selected by a program. WRL, WRH and RD selected If the external data bus is 16-bit, data is written to an even address in external memory area when WRL is driven low. Data is written to an odd address when WRH is driven low. Data is read when RD is driven low. WR, BHE and RD are selected Data is written to external memory area when WR is driven low. Data in external memory area is read when RD is driven low. An odd address is accessed when BHE is driven low. Select WR, BHE, and RD for external 8-bit data bus
	ALE	0	VCC2	Output ALE signal to latch address.
	HOLD	Ι	VCC2	Low active input pin. The MCU is placed in hold state while the $\overline{\text{HOLD}}$ pin is driven low.
	HLDA	0	VCC2	Low active output pin. In a hold state, HLDA outputs a low-level signal.
	RDY	I	VCC2	Low active input pin. The MCU is placed in wait state while the RDY pin is driven low.

Note:

1. VCC1 is hereinafter referred to as VCC unless otherwise noted.

Table 1.7	Pin Functions (2)
-----------	-------------------

Signal Name	Pin Name	I/O	Power Supply	Description		
Main clock input	XIN	I	VCC1	I/O pins for the main clock oscillation circuit. Connection control a ceramic resonator or crystal oscillator between X		
Main clock output	XOUT	0	VCC1	and XOUT ⁽¹⁾ . To apply an external clock, connect it XIN and leave XOUT open.		
Sub clock input	XCIN	I	VCC1	I/O pins for a sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT ^{(1).}		
Sub clock output	XCOUT	0	VCC1	To apply an external clock, connect it to XCIN and leave XCOUT open		
BCLK output	BCLK	0	VCC2	Output pin for BCLK signal		
Clock output	CLKOUT	0	VCC2	This pin outputs the clock having the same frequency as fC, f1, f8, or f32		
INT interrupt input	INT0 to INT2	I	VCC1	Low active input pins for INT interrupt		
	INT3 to INT7	I	VCC2	-		
NMI interrupt input	NMI	I	VCC1	Low active input pin for MII interrupt		
Key input interrupt input	KIO to KI3	I	VCC1	Low active input pins for key input interrupt		
Timer A	TA0OUT to TA4OUT	I/O	VCC1	Timer A0 to A4 I/O pins (TA0OUT as an output pin is N-channel open drain output)		
	TA0IN to TA4IN	I	VCC1	Timer A0 to A4 input pins		
	ZP	I	VCC1	Input pin for Z-phase		
Timer B	TB0IN to TB5IN	I	VCC1	Timer B0 to B5 input pins		
Three-phase motor	$U,\overline{U},V,\overline{V},W,\overline{W}$	0	VCC1	Output pins for three-phase motor control timer output		
control timer	SD	I	VCC1	Input pin for three-phase motor control timer input		
Serial interface UART0 to UART2,	CTS0 to CTS2, CTS5	I	VCC1	Input pins to control data transmission		
UART5 to UART7	CTS6, CTS7	I	VCC2			
	RTS0 to RTS2, RTS5	0	VCC1	Output pins to control data reception		
	RTS6, RTS7	0	VCC2	-		
	CLK0 to CLK2, CLK5	I/O	VCC1	Transfer clock I/O pins		
	CLK6, CLK7	I/O	VCC2			
	RXD0 to RXD2, RXD5	I	VCC1	Serial data input pins		
	RXD6, RXD7	I	VCC2			
	TXD0 to TXD2, TXD5	0	VCC1	Serial data output pins ⁽²⁾		
	TXD6, TXD7	0	VCC2			
	CLKS1	0	VCC1	Output pin for transfer clock multiple-pin output function		

Notes:

1. Consult the oscillator manufacturer regarding the oscillation characteristics.

2. TXD2, SDA2, and SCL2 are N-channel open-drain output pins. TXDi (i = 0, 1, 5 to 7), SDAi, and SCLi can be selected as CMOS output pins or N-channel open-drain output pins by a program.

r	i		<u> </u>	i
Signal Name	Pin Name	I/O	Power Supply	Description
UART0 to UART2,	SDA0 to SDA2, SDA5	I/O	VCC1	Serial data I/O pins ⁽¹⁾
UART5 to UART7	SDA6, SDA7	I/O	VCC2	
I ² C mode	SCL0 to SCL2, SCL5	I/O	VCC1	Transfer clock I/O pins (1)
	SCL6, SCL7	I/O	VCC2	
Serial	CLKS3, CLKS4	I/O	VCC1	Transfer clock I/O pins
interface SI/03, SI/04	SIN3, SIN4	Ι	VCC1	Serial data input pins
31/03, 31/04	SOUT3, SOUT4	0	VCC1	Serial data output pins
Reference voltage input	VREF	I	VCC1	Reference voltage input pins for the A/D converter and D/A converter. Connect to VCC1.
converter	AN0 to AN7	I	VCC1	Analog input pins for the A/D converter
	AN0_0 to AN0_7 AN2_0 to AN2_7	Ι	VCC2	
	ADTRG	Ι	VCC1	Input pin for an external A/D trigger
	ANEX0, ANEX1	Ι	VCC1	Extended analog input pin for the A/D converter
D/A converter	DA0, DA1	0	VCC1	Output pin for the D/A converter
I/O port	P0_0 to P0_7 P1_0 to P1_7 P2_0 to P2_7 P3_0 to P3_7 P4_0 to P4_7 P5_0 to P5_7	I/O	VCC2	8-bit CMOS I/O ports. A direction register determines whether each pin is used as an input port or an output port. A pull-up resistor may be enabled or disabled for input ports in 4-bit units.
	P6_0 to P6_7 P7_0 to P7_7 P8_0 to P8_7 P9_0 to P9_7 P10_0 to P10_7	I/O	VCC1	8-bit I/O ports having equivalent functions to P0. However, P7_0, P7_1, and P8_5 are N-channel open-drain output ports. No pull-up resistor is provided. P8_5 is an input port for verifying the NMI pin level and shares a pin with NMI.

Table 1.8Pin Functions (3)

Note:

1. TXD2, SDA2, and SCL2 are N-channel open drain output pins. TXDi (i = 0, 1, 5 to 7), SDAi, SCLi can be selected as CMOS output pin or N-channel open drain output pin by program.
2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. Seven registers (R0, R1, R2, R3, A0, A1, and FB) out of thirteen registers configure a register bank. There are two sets of register banks.



Figure 2.1 Central Processing Unit Register

2.1 Data Registers (R0, R1, R2 and R3)

R0, R1, R2, and R3 are 16-bit registers used for transfer, arithmetic and logic operations. R0 and R1 can be split into high-order (R0H/R1H) and low-order bits (R0L/R1L) to be used separately as 8-bit data registers. R0 can be combined with R2 and used as a 32-bit data register (R2R0). The same applies to R3R1.

2.2 Address Registers (A0 and A1)

A0 and A1 are 16-bit registers used for A0-/A1-indirect addressing, A0-/A1-relative addressing, transfer, arithmetic and logic operations. A0 can be combined with A1 and used as a 32-bit address register (A1A0).

2.3 Frame Base Registers (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register indicating the start address of an relocatable interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), as USP and ISP, are each 16 bits wide. The U flag is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register used for SB-relative addressing.

2.8 Flag Register (FLG)

FLG is a 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C Flag)

The C flag retains a carry, borrow, or shift-out bit that has been generated by the arithmetic/logic unit.

2.8.2 Debug Flag (D Flag)

The D flag is for debugging purpose only. Set it to 0.

2.8.3 Zero Flag (Z Flag)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S Flag)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when the B flag is set to 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O Flag)

The O flag is set to 1 when an arithmetic operation results in an overflow; otherwise to 0.

2.8.7 Interrupt Enable Flag (I Flag)

The I flag enables maskable interrupts.

Maskable interrupts are disabled when the I flag is set to 0, and enabled when it is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt number 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Space

Only write 0 to bits assigned as reserved bits. The read value is undefined.

3. Memory

Figure 3.1 is a memory map of the M16C/64 Group. The M16C/64 Group has 1 Mbyte address space from address 00000h to FFFFh.

The internal ROM is flash memory. Program ROM 1 is allocated from address FFFFFh to lower.

For example, a 64-Kbyte program ROM 1 is addressed from F0000h to FFFFFh. An 8-Kbyte data flash is addressed from 0E000h to 0FFFFh. This data flash space is used not only for data storage but also for program storage. Program ROM 2 is allocated addresses 10000h to 13FFFh. The user boot code area is assigned addresses 13FF0h to 13FFFh in the program ROM 2.

The fixed interrupt vectors are addressed from FFFDCh to FFFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated from address 00400h to higher. For example, a 10-Kbyte internal RAM is addressed from 00400h to 02BFFh. The internal RAM is used not only for data storage but also for stack area when subroutines are called or when interrupt request are acknowledged.

SFRs are allocated from address 00000h to 003FFh and from 0D000h to 0D7FFh. Peripheral function control registers are located here. All blank spaces within SFRs are reserved and cannot be accessed by users.

The special page vectors are addressed from FFE00h to FFFD7h. They are used for the JMPS instruction and JSRS instruction. Refer to the M16C/60, M16C/20, M16C/Tiny Series Software Manual for details.

In memory expansion mode or microprocessor mode, some spaces are reserved and cannot be accessed by users.



1. This memory map is based on the case that the PM10 bit in the PM1 register is 1, the PM13 bit in the PM1 register is 1, and the PRG2C0 bit in the PRG2C register is 0.

Figure 3.1 Memory Map

^{2.} Available as external area in microprocessor mode.

X: Undefined

4. Special Function Registers (SFRs)

An SFR (Special Function Register) is a control register for a peripheral function. Tables 4.1 to 4.14 list SFR information.

Address	Register	Symbol	After Reset
0000h	5	,	
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00000000b (CNVSS pin is "L")
	, , , , , , , , , , , , , , , , , , ,		00000011b(CNVSS pin is "H") (2)
0005h	Processor Mode Register 1	PM1	00001000b
0006h	System Clock Control Register 0	CM0	01001000b
0007h	System Clock Control Register 1	CM1	0010000b
0008h	Chip Select Control Register	CSR	0000001b
0009h			
000Ah	Protect Register	PRCR	00h
000Bh	Data Bank Register	DBR	00h
000Ch	Oscillation Stop Detection Register	CM2	0X000010b ⁽³⁾
000Dh			
000Eh			
000Fh			
0010h	Program 2 Area Control Register	PRG2C	XXXXXX00b
0011h			
0012h	Peripheral Clock Select Register	PCLKR	00000011b
0013h			
0014h			
0015h	Clock Prescaler Reset Flag	CPSRF	0XXXXXXb
0016h			
0017h			
0018h	Reset Source Determine Flag	RSTFR	0XXXXXXb ⁽⁴⁾
0019h	Voltage Detection 2 Circuit Flag Register	VCR1	00001000b ⁽²⁾
001Ah	Voltage Detection Circuit Operation Enable Register	VCR2	000X0000b (Hardware reset 1)
			001X0000b (Brown-out reset) (2)
001Bh	Chip Select Expansion Control Register	CSE	00h
001Ch	PLL Control Register 0	PLC0	0X01X010b
001Dh			
001Eh	Processor Mode Register 2	PM2	XX000X01b
001Fh	Low Voltage Detection Interrupt Register	D4INT	00h
0020h			
0021h			
0022h			
0023h			
0024h			
0025h			
0026h			
0027h			
0028h			
0029h			
002Ah	Voltage Monitor 0 Circuit Control Register	VW0C	10001X10b (Hardware Reset 1) 11001X11b (Brown-out reset) ⁽²⁾
002Bh			
002Ch			
002Dh			
002Eh			
002Fh			

Table 4.1SFR Information (1) (1)

Notes:

1. The blank areas are reserved and cannot be accessed by users.

2. Software reset, watchdog timer reset, and oscillation stop detection reset do not affect bits PM01 and PM00 in the PM0 register, and registers VCR1, VCR2, and VW0C.

3. Oscillation stop detection reset do not affect bits CM20, CM21, and CM27.

4. The CWR bit in the RSTFR register is set to 0 after brown-out reset. This bit does not change by any other reset.

Address	Register	Symbol	After Reset
0030h			
0031h			
0032h			
0033h			
0034h			
0035h			
0036h			
0037h			
0038h			
0039h			
003Ah			
003Bh			
003Ch			
003Dh			
003Eh			
003Eh			
003FN 0040h			
004011 0041h			
004111 0042h	INT7 Interrupt Control Register	INT7IC	XX00X000b
004211 0043h	INT/ Interrupt Control Register	INT6IC	XX00X000b
004311 0044h	INT3 Interrupt Control Register	INT3IC	XX00X000b
	· -		
0045h	Timer B5 Interrupt Control Register Timer B4 Interrupt Control Register, UART1 BUS Collision Detection Interrupt	TB5IC	XXXXX000b
0046h	Control Register	TB4IC, U1BCNIC	XXXXX000b
0047h	Timer B3 Interrupt Control Register, UART0 BUS Collision Detection Interrupt Control Register	TB3IC, U0BCNIC	XXXXX000b
0048h	SI/O4 Interrupt Control Register, INT5 Interrupt Control Register	S4IC, INT5IC	XX00X000b
0049h	SI/O3 Interrupt Control Register, INT4 Interrupt Control Register	S3IC, INT4IC	XX00X000b
004Ah	UART2 BUS Collision Detection Interrupt Control Register	BCNIC	XXXXX000b
004Bh	DMA0 Interrupt Control Register	DM0IC	XXXXX000b
004Ch	DMA1 Interrupt Control Register	DM1IC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
0050h	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	Timer A0 Interrupt Control Register	TA0IC	XXXXX000b
0056h	Timer A1 Interrupt Control Register	TA1IC	XXXXX000b
0057h	Timer A2 Interrupt Control Register	TA2IC	XXXXX000b
0058h	Timer A3 Interrupt Control Register	TA3IC	XXXXX000b
0059h	Timer A4 Interrupt Control Register	TA4IC	XXXXX000b
005Ah	Timer B0 Interrupt Control Register	TB0IC	XXXXX000b
005Bh	Timer B1 Interrupt Control Register	TB1IC	XXXXX000b
005Ch	Timer B2 Interrupt Control Register	TB2IC	XXXXX000b
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005011			
005Eh	INT1 Interrupt Control Register	INT1IC	XX00X000b

Table 4.2SFR Information (2) (1)

Note:

1. The blank areas are reserved and cannot be accessed by users.

Address

Symbol

After Reset

	- 5	- / · ·	
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h	DMA2 Interrupt Control Register	DM2IC	XXXXX000b
006Ah	DMA3 Interrupt Control Register	DM3IC	XXXXX000b
006Bh	UART5 BUS Collision Detection Interrupt Control Register	U5BCNIC	XXXXX000b
006Ch	UART5 Transmit Interrupt Control Register	S5TIC	XXXXX000b
006Dh	UART5 Receive Interrupt Control Register	S5RIC	XXXXX000b
006Eh	UART6 BUS Collision Detection Interrupt Control Register	U6BCNIC	XXXXX000b
006Fh	UART6 Transmit Interrupt Control Register	S6TIC	XXXXX000b
0070h	UART6 Receive Interrupt Control Register	S6RIC	XXXXX000b
0071h	UART7 BUS Collision Detection Interrupt Control Register	U7BCNIC	XXXXX000b
0072h	UART7 Transmit Interrupt Control Register	S7TIC	XXXXX000b
0073h	UART7 Receive Interrupt Control Register	S7RIC	XXXXX000b
0074h		0.1.00	7000000
0075h			
0076h			
0077h			
0078h			
0079h			-
007Ah			-
007Bh			-
007Ch			
007Dh			
007Eh			
007Eh			
007FN 0080h			
0080h			
0081h 0082h			
0082h			
0083h 0084h			
0085h			
0086h			
0087h			
0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h		T	Ì
0097h			Ì
0098h			
0099h			1
009Ah			1
009Bh			
000Ch		1	

Register

Table 4.3SFR Information (3) (1)

Note:

009Ch 009Dh 009Eh 009Fh to 015Fh

1. The blank areas are reserved and cannot be accessed by users.

Address	Register	Symbol	After Reset
0160h		6,	
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016An			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0170h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			
0180h	DMA0 Source Pointer	SAR0	XXh
0181h			XXh
0182h			0Xh
0183h			
0184h	DMA0 Destination Pointer	DAR0	XXh
0185h			XXh
0186h			0Xh
0187h			
0188h	DMA0 Transfer Counter	TCR0	XXh
0189h			XXh
018Ah			
018Bh			
018Ch	DMA0 Control Register	DM0CON	00000X00b
018Dh			
018Eh			
018Fh			
0190h	DMA1 Source Pointer	SAR1	XXh
0191h			XXh
0192h			0Xh
0193h			
0194h	DMA1 Destination Pointer	DAR1	XXh
0195h			XXh
0196h			0Xh
0197h			
0198h	DMA1 Transfer Counter	TCR1	XXh
0199h			XXh
0199h 019Ah			
019An 019Bh			
019Bn 019Ch	DMA1 Control Register	DM1CON	00000X00b
019Ch 019Dh			
019Dh 019Eh			
019Fh			
Note:			X [.] Undefined

Table 4.4SFR Information (4) (1)

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.5	SFR Information	(5) ⁽¹⁾
-----------	-----------------	---------------------------

Address	Register	Symbol	After Reset
01A0h	DMA2 Source Pointer	SAR2	XXh
01A1h		0,	XXh
01A2h			0Xh
01A3h			0,11
01A4h	DMA2 Destination Pointer	DAR2	XXh
01A5h		D/ III2	XXh
01/16h			0Xh
01A0h			0/11
01A/h	DMA2 Transfer Counter	TCR2	XXh
01A9h		TCR2	XXh
			AAN
01AAh 01ABh			
	DMAQ Operatoral De stinter	DM2CON	000002000
01ACh	DMA2 Control Register	DM2CON	00000X00b
01ADh			
01AEh			
01AFh			
01B0h	DMA3 Source Pointer	SAR3	XXh
01B1h			XXh
01B2h			0Xh
01B3h			
01B4h	DMA3 Destination Pointer	DAR3	XXh
01B5h			XXh
01B6h			0Xh
01B7h			
01B8h	DMA3 Transfer Counter	TCR3	XXh
01B9h			XXh
01BAh			
01BBh			
01BCh	DMA3 Control Register	DM3CON	00000X00b
01BDh			
01BEh			
01BFh			
01C0h			
01C1h			
01C2h			
01C3h			
01C4h			
01C5h			
01C6h			
01C0h			
01C7h	Timer B Count Source Select Register 0	TBCS0	00b
01C8h			00h
	Timer B Count Source Select Register 1	TBCS1	X0h
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h	Timer A Count Source Select Register 0	TACS0	00h
01D1h	Timer A Count Source Select Register 1	TACS1	00h
01D2h	Timer A Count Source Select Register 2	TACS2	X0h
01D3h			
01D4h			
01D5h	Timer A Waveform Output Function Select Register	TAPOFS	XXX00000b
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DEh 01DFh			

Note: 1.

The blank areas are reserved and cannot be accessed by users.

Address	Register	Symbol	After Reset
01E0h		eyzer	
01E1h			
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h	Timer B Count Source Select Register 2	TBCS2	00h
01E9h	Timer B Count Source Select Register 3	TBCS3	X0h
01EAh			
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h			
01F1h			
01F2h			
01F3h			
01F4h			
01F5h		1	
01F6h			
01F7h			
01F8h			
01F9h			
01FAh			
01FBh			
01FCh			
01FDh			
01FEh			
01FFh			
0200h			
0201h			
0202h			
0203h			
0204h			
0205h	Interrupt Source Select Register 3	IFSR3A	00h
0206h	Interrupt Source Select Register 2	IFSR2A	00h
0207h	Interrupt Source Select Register	IFSR	00h
0208h			
0209h			
020Ah			
020Bh			
020Ch			
020Dh			
020Eh	Address Match Interrupt Enable Register	AIER	XXXXXX00b
020Fh	Address Match Interrupt Enable Register 2	AIER2	ХХХХХХООЬ
0210h	Address Match Interrupt Register 0	RMAD0	00h
0211h			00h
0212h			X0h
0213h		1	1
0214h	Address Match Interrupt Register 1	RMAD1	00h
0215h			00h
0216h			X0h
0217h			
0218h	Address Match Interrupt Register 2	RMAD2	00h
0219h			00h
021Ah			X0h
021Bh		1	1
021Ch	Address Match Interrupt Register 3	RMAD3	00h
021Dh		-	00h
021Eh			X0h
021Eh		<u> </u>	
L		1	1

Table 4.6SFR Information (6) (1)

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (7) ⁽¹⁾ Table 4.7

Address	Register	Symbol	After Reset
0220h	Flash Memory Control Register 0	FMR0	0000 0001b
			(Other than user boot mode)
			0010 0001b (User boot mode
221h	Flash Memory Control Register 1	FMR1	00X0XX0Xb
222h	Flash Memory Control Register 2	FMR2	XXXX0000b
223h			
224h			
)225h			
)225h)226h			
)227h			
)228h			
)229h			
)22Ah			
)22Bh			
)22Ch			
)22Dh			
)22Eh			
)22Fh			
230h	Flash Memory Control Register 6	FMR6	XX0XXX00b
)231h			
)232h			
)233h			
)234h			
)235h			
)236h			
)237h			
)238h			
)239h			
)23Ah			
)23Bh			
)23Ch			
)230h			
023Eh			
023Fh			
0240h			
)241h			
)242h			
)243h			
)244h	UART0 Special Mode Register 4	U0SMR4	00h
0245h	UARTO Special Mode Register 3	U0SMR3	000X0X0Xb
)246h	UARTO Special Mode Register 2	U0SMR2	X000000b
)247h	UART0 Special Mode Register	U0SMR	X000000b
)248h	UART0 Transmit/Receive Mode Register	U0MR	00h
)249h	UART0 Bit Rate Register	U0BRG	XXh
)24Ah	UART0 Transmit Buffer Register	U0TB	XXh
)24Bh			XXh
024Ch	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
)24Ch)24Dh	UARTO Transmit/Receive Control Register 0	U0C1	00XX0010b
	5		
)24Eh	UART0 Receive Buffer Register	U0RB	XXh
)24Fh			XXh
)250h	UART Transmit/Receive Control Register 2	UCON	X000000b
)251h			
)252h			
)253h			
)254h	UART1 Special Mode Register 4	U1SMR4	00h
)255h	UART1 Special Mode Register 3	U1SMR3	000X0X0Xb
256h	UART1 Special Mode Register 2	U1SMR2	X000000b
257h	UART1 Special Mode Register	U1SMR	X000000b
258h	UART1 Transmit/Receive Mode Register	U1MR	00h
259h	UART1 Bit Rate Register	U1BRG	XXh
)25Ah	UART1 Transmit Buffer Register	U1TB	XXh
)25Bh			XXh
	UAPT1 Transmit/Paggive Control Devictor 0	U1C0	00001000b
025Ch	UART1 Transmit/Receive Control Register 0		
)25Dh	UART1 Transmit/Receive Control Register 1	U1C1	00XX0010b
025Eh	UART1 Receive Buffer Register	U1RB	XXh
)25Fh			XXh

Table 4.8 SFR Information (8) (1)
-----------------------------	---------------

Address	Register	Symbol	After Reset
0260h			
)261h			
0262h			
)263h			
0264h	UART2 Special Mode Register 4	U2SMR4	00h
0265h	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
0266h	UART2 Special Mode Register 2	U2SMR2	X000000b
0267h	UART2 Special Mode Register	U2SMR	X0000000b
0267h 0268h			
	UART2 Transmit/Receive Mode Register	U2MR	00h
0269h	UART2 Bit Rate Register	U2BRG	XXh
026Ah	UART2 Transmit Buffer Register	U2TB	XXh
026Bh			XXh
026Ch	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
026Dh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
026Eh	UART2 Receive Buffer Register	U2RB	XXh
026Fh			XXh
)270h	SI/O3 Transmit/Receive Register	S3TRR	XXh
)271h	U		
)272h	SI/O3 Control Register	S3C	0100000b
)273h	SI/O3 Bit Rate Register	S3BRG	XXh
)273h	SI/O4 Transmit/Receive Register	S3BRG S4TRR	XXh
		341KK	^^!!
0275h			
0276h	SI/O4 Control Register	S4C	0100000b
)277h	SI/O4 Bit Rate Register	S4BRG	XXh
)278h	SI/O34 Control Register 2	S34C2	00XXX0X0b
0279h			
)27Ah			
)27Bh			
)27Ch			
)27Dh			
027Eh			
027Eh			
0280h			
0280h			
0282h			
0283h			
0284h	UART5 Special Mode Register 4	U5SMR4	00h
0285h	UART5 Special Mode Register 3	U5SMR3	000X0X0Xb
0286h	UART5 Special Mode Register 2	U5SMR2	X000000b
)287h	UART5 Special Mode Register	U5SMR	X000000b
)288h	UART5 Transmit/Receive Mode Register	U5MR	00h
)289h	UART5 Bit Rate Register	U5BRG	XXh
)28Ah	UART5 Transmit Buffer Register	U5TB	XXh
)28Bh		0012	XXh
)28Ch	UART5 Transmit/Receive Control Register 0	U5C0	00001000b
028Ch 028Dh	UART5 Transmit/Receive Control Register 0	U5C0	00001000
028Eh	UART5 Receive Buffer Register	U5RB	XXh
)28Fh			XXh
)290h			
)291h			
)292h			
)293h			
)294h	UART6 Special Mode Register 4	U6SMR4	00h
)295h	UART6 Special Mode Register 3	U6SMR3	000X0X0Xb
)296h	UART6 Special Mode Register 2	U6SMR2	X000000b
)297h	UART6 Special Mode Register	U6SMR	X000000b
)297h)298h	UART6 Transmit/Receive Mode Register	U6MR	00h
)299h	UART6 Bit Rate Register	U6BRG	XXh
)29Ah	UART6 Transmit Buffer Register	U6TB	XXh
)29Bh			XXh
)29Ch	UART6 Transmit/Receive Control Register 0	U6C0	00001000b
)29Dh	UART6 Transmit/Receive Control Register 1	U6C1	00000010b
029Eh	UART6 Receive Buffer Register	U6RB	XXh
J29EN			

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.9	SFR I	nformation	(9) ⁽¹⁾
-----------	-------	------------	---------------------------

Address	Register	Symbol	After Reset
02A0h			
)2A1h			
)2A2h			
)2A3h			
)2A4h	UART7 Special Mode Register 4	U7SMR4	00h
)2A5h	UART7 Special Mode Register 3	U7SMR3	000X0X0Xb
)2A6h	UART7 Special Mode Register 2	U7SMR2	X000000b
02A7h	UART7 Special Mode Register	U7SMR	X0000000b
02A711 02A8h	UART7 Transmit/Receive Mode Register	U7SMR U7MR	00h
02A9h	UART7 Bit Rate Register	U7BRG	XXh
02AAh	UART7 Transmit Buffer Register	U7TB	XXh
)2ABh			XXh
02ACh	UART7 Transmit/Receive Control Register 0	U7C0	00001000b
)2ADh	UART7 Transmit/Receive Control Register 1	U7C1	00000010b
)2AEh	UART7 Receive Buffer Register	U7RB	XXh
02AFh			XXh
)2B0h			
)2B1h			
)2B2h			
)2B3h			
)2B311)2B4h			
02B5h			
02B6h			
)2B7h			
)2B8h			
)2B9h			
)2BAh			
)2BBh			
02BCh			
)2BDh			
02BEh			
02BFh			
02C0h			
02C011			
02C2h			
02C3h			
02C4h			
02C5h			
02C6h			
02C7h			
02C8h			
)2C9h			
02CAh			
02CBh			
02CCh	1		
02CCh			
02CEh			
02CFh			
)2D0h			
)2D1h			
)2D2h			
)2D3h			
)2D4h			
)2D5h			
)2D6h	1		
2D7h			
2D8h			
)2D9h			
)2DAh			
)2DBh			
)2DCh			
)2DDh			
2DEh			

Note: 1.

The blank areas are reserved and cannot be accessed by users.

Address	Register	Symbol	After Reset
02E0h	(Kogioto)	Gymbol	
02E1h			
02E2h			
02E3h			
02E4h			
02E5h			
02E6h			
02E0h			
02E711 02E8h			
02E9h			
02E3h			
02EAn			
02EDh			
02EDh			
02EBh			
02EEh			
02E111 02F0h			
02F1h			
02F2h			
02F2h 02F3h			
02F3h 02F4h			
02F4n 02F5h			
02F5h 02F6h			
02F6h 02F7h			
02F7h 02F8h			
02F8h 02F9h			
02F9n 02FAh			
02FAn 02FBh			
02FBn 02FCh			
02FCh 02FDh			
02FDh 02FEh			
02FEn 02FFh			
02FFN 0300h	Timer B3,4,5 Count Start Flag	TBSR	000XXXXXb
0300h 0301h	Timer B3,4,5 Count Start Flag	IDOK	000,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
0301h 0302h	Timer A1 4 Desister	TA11	XXh
030211 0303h	Timer A1-1 Register	IATI	XXh
0303h 0304h	Timer A2-1 Register	TA21	XXh
0304n 0305h	Timer Az-T Register	TAZT	
0305h 0306h	Timer A4-1 Register	TA41	XXh XXh
0306h 0307h	Timer A4-1 Register	1A41	XXh
0307h 0308h	Three-Phase PWM Control Register 0	INVC0	00h
0308h	Three-Phase PWM Control Register 0	INVC0	00h
0309N 030Ah	Three-Phase Output Buffer Register 0	IDB0	XX111111b
030Bh 030Ch	Three-Phase Output Buffer Register 1 Dead Time Timer	DTT	XX111111b XXh
030Ch 030Dh	Timer B2 Interrupt Generation Frequency Set Counter	ICTB2	XXh
	miler bz milerrupi Generation Frequency Set Counter		
030Eh			
030Fh	Timer P2 Pegiater	ТРО	
0310h	Timer B3 Register	TB3	XXh
0311h	Timer D4 Degister	TB4	XXh XXh
1112111	Timer B4 Register	184	XXh XXh
0312h			1720
0313h	Timor PE Degister	TDE	
0313h 0314h	Timer B5 Register	TB5	XXh
0313h 0314h 0315h	Timer B5 Register	TB5	
0313h 0314h 0315h 0316h	Timer B5 Register	TB5	XXh
0313h 0314h 0315h 0316h 0317h	Timer B5 Register	TB5	XXh
0313h 0314h 0315h 0316h 0317h 0318h	Timer B5 Register	TB5	XXh
0313h 0314h 0315h 0316h 0317h 0318h 0319h	Timer B5 Register	TB5	XXh
0313h 0314h 0315h 0316h 0317h 0317h 0318h 0319h 031Ah			XXh XXh
0313h 0314h 0315h 0316h 0317h 0318h 0319h 031Ah 031Bh	Timer B3 Mode Register	TB3MR	XXh XXh
0313h 0314h 0315h 0316h 0317h 0318h 0319h 031Ah 031Bh 031Ch	Timer B3 Mode Register Timer B4 Mode Register	TB3MR TB4MR	XXh XXh 000000 000000000000000000000000
0313h 0314h 0315h 0316h 0317h 0318h 0319h 031Ah 031Bh 031Ch 031Dh	Timer B3 Mode Register	TB3MR	XXh XXh
0313h 0314h 0315h 0316h 0317h 0318h 0319h 031Ah 031Bh 031Ch	Timer B3 Mode Register Timer B4 Mode Register	TB3MR TB4MR	XXh XXh 000000 000000000000000000000000

Table 4.10SFR Information (10) (1)

Note:

1. The blank areas are reserved and cannot be accessed by users.

Address	Register	Symbol	After Reset
0320h	Count Start Flag	TABSR	00h
0321h	-		
0322h	One-Shot Start Flag	ONSF	00h
0323h	Trigger Select Register	TRGSR	00h
0324h	Up/Down Flag	UDF	00h
0325h			
0326h	Timer A0 Register	TA0	XXh
0327h			XXh
0328h	Timer A1 Register	TA1	XXh
0329h			XXh
032Ah	Timer A2 Register	TA2	XXh
032Bh			XXh
032Ch	Timer A3 Register	TA3	XXh
032Dh			XXh
032Eh	Timer A4 Register	TA4	XXh
032Fh			XXh
0330h	Timer B0 Register	TB0	XXh
0331h		-	XXh
0332h	Timer B1 Register	TB1	XXh
0333h			XXh
0334h	Timer B2 Register	TB2	XXh
0335h			XXh
0336h	Timer A0 Mode Register	TA0MR	00h
0337h	Timer A1 Mode Register	TA1MR	00h
0338h	Timer A2 Mode Register	TA2MR	00h
0339h	Timer A3 Mode Register	TA3MR	00h
033Ah	Timer A4 Mode Register	TA4MR	00h
033Bh	Timer B0 Mode Register	TBOMR	00XX0000b
033Ch	Timer B1 Mode Register	TB1MR	00XX0000b
033Dh	Timer B2 Mode Register	TB2MR	00XX0000b
033Eh	Timer B2 Special Mode Register	TB2SC	XXXXXX00b
033Fh			
0340h			
0341h			
0342h			
0343h			
0344h			
0345h			
0346h			
0347h			
0348h			
0349h			
034Ah			
034Bh			
034Ch			
034Dh			
034Eh			
034Fh			
0350h			
0351h			
0352h			
0353h			
0354h			
0355h			
0356h			
0357h			
0358h			
0359h			
035Ah			
035Bh			
035Ch			
035Dh			
035Eh			
035Fh			
000111			l

Table 4.11SFR Information (11) (1)

Note: 1.

The blank areas are reserved and cannot be accessed by users.

X: Undefined

Address	Register	Symbol	After Reset
0360h	Pull-Up Control Register 0	PUR0	00h
0361h	Pull-Up Control Register 1	PUR1	00000000b ⁽²⁾ 00000010b
0362h	Pull-Up Control Register 2	PUR2	00h
0363h			
0364h			
0365h			
0366h	Port Control Register	PCR	00000XX0bh
0367h			
0368h			
0369h			
036Ah			
036Bh			
036Ch			
036Dh			
036Eh			
036Fh			
0370h			
0371h			
0372h			
0373h			
0374h			
0375h			
0376h			
0377h			
0378h			
0379h			
037Ah			
037Bh		0.000	
037Ch	Count Source Protection Mode Register	CSPR	00h ⁽³⁾
037Dh	Watchdog Timer Reset Register	WDTR	XXh
037Eh	Watchdog Timer Start Register	WDTS	XXh
037Fh	Watchdog Timer Control Register	WDC	00XXXXXXb
0380h 0381h			
0382h 0383h			
0383h 0384h			
0384h 0385h			
0385h 0386h			
0380h			
0388h			
0389h			
038Ah			
038Bh			
038Ch			
038Dh			
038Eh			
038Fh			
		1	

Table 4.12SFR Information (12) (1)

Notes: 1. 2.

3.

The blank areas are reserved and cannot be accessed by users.

Values after hardware reset 1 or brown-out reset are as follows:

00000000b when "L" is input to the CNVSS pin

 \bullet 00000010b when "H" is input to the CNVSS pin

Values after software reset, watchdog timer reset, and oscillation stop detection reset are as follows:

• 00000000b when bits PM01 and PM00 in the PM0 register are set to 00b (single-chip mode).

• 00000010b when bits PM01 and PM00 in the PM0 register are set to 01b (memory expansion mode) or 11b (microprocessor mode).

When the CSPROINI bit in the OFS1 address is set to 0, value after reset is 10000000b

Address	Register	Symbol	After Reset
0390h	DMA2 Source Select Register	DM2SL	00h
0390h		DIVIZOL	0011
	DMAQ Occurre October Devictor	DMOOL	001
0392h	DMA3 Source Select Register	DM3SL	00h
0393h			
0394h			
0395h			
0396h			
0397h			
0398h	DMA0 Source Select Register	DM0SL	00h
0399h			
039Ah	DMA1 Source Select Register	DM1SL	00h
039Bh			
039Ch			
039Dh			
039Eh			
039Fh			
03A0h			
03A1h			
03A2h			
03A2h 03A3h			
03A3h 03A4h			
03A5h			
03A6h			
03A7h			
03A8h			
03A9h			
03AAh			
03ABh			
03ACh			
03ADh			
03AEh			
03AFh			
03B0h			
03B1h			
03B2h			
03B3h			
03B4h			
03B5h			
03B6h			
03B0h			
03B8h			
03B9h			
03BAh			
03BBh			100
03BCh	CRC Data Register	CRCD	XXh
03BDh			XXh
03BEh	CRC Input Register	CRCIN	XXh
03BFh			
03C0h	A/D Register 0	AD0	XXXXXXXb
03C1h			000000XXb
03C2h	A/D Register 1	AD1	XXXXXXXb
03C3h			000000XXb
03C4h	A/D Register 2	AD2	XXXXXXXb
03C5h			000000XXb
03C6h	A/D Register 3	AD3	XXXXXXXb
03C7h			000000XXb
03C8h	A/D Register 4	AD4	ХХХХХХХЬ
03C9h			000000XXb
03030			

Table 4.13SFR Information (13) (1)

Note:

1. The blank areas are reserved and cannot be accessed by users.

Address	Register	Symbol	After Reset
03CAh	A/D Register 5	AD5	XXXXXXXb
03CBh			000000XXb
03CCh	A/D Register 6	AD6	XXXXXXXb
03CDh			000000XXb
03CEh	A/D Register 7	AD7	XXXXXXXb
03CFh			000000XXb
03D0h			
03D1h			
03D2h			
03D3h			
03D4h	A/D Control Register 2	ADCON2	0000X00Xb
03D5h			
03D6h	A/D Control Register 0	ADCON0	00000XXXb
03D7h	A/D Control Register 1	ADCON1	0000X000b
03D8h	D/A0 Register	DA0	00h
03D9h			
03DAh	D/A1 Register	DA1	00h
03DBh	D/A Operatorial Description	DA00N	
03DCh 03DDh	D/A Control Register	DACON	00h
03DEh 03DFh			
03DFn 03E0h	Port P0 Register	P0	XXh
03E011 03E1h	Port P1 Register	P1	XXh
03E111 03E2h	Port P0 Direction Register	PD0	00h
03E2h	Port P1 Direction Register	PD0 PD1	00h
03E3h	Port P2 Register	P2	XXh
03E4n	Port P3 Register	P3	XXh
03E6h	Port P2 Direction Register	PD2	00h
03E7h	Port P3 Direction Register	PD3	00h
03E8h	Port P4 Register	P4	XXh
03E9h	Port P5 Register	P5	XXh
03EAh	Port P4 Direction Register	PD4	00h
03EBh	Port P5 Direction Register	PD5	00h
03ECh	Port P6 Register	P6	XXh
03EDh	Port P7 Register	P7	XXh
03EEh	Port P6 Direction Register	PD6	00h
03EFh	Port P7 Direction Register	PD7	00h
03F0h	Port P8 Register	P8	XXh
03F1h	Port P9 Register	P9	XXh
03F2h	Port P8 Direction Register	PD8	00h
03F3h	Port P9 Direction Register	PD9	00h
03F4h	Port P10 Register	P10	XXh
03F5h			
03F6h	Port P10 Direction Register	PD10	00h
03F7h			
03F8h			
03F9h			
03FAh			
03FBh			
03FCh			
03FDh			
03FEh			
03FFh			
D000h to			
D7FFh			X. Undefiner

Table 4.14	SFR Information ((14) (1)
------------	-------------------	------------------

Note: 1.

The blank areas are reserved and cannot be accessed by users.

5. Reset

Hardware reset 1, brown-out reset, software reset, watchdog timer reset and oscillation stop detection reset are available to reset the microcomputer.

5.1 Hardware Reset 1

The microcomputer resets pins, the CPU, and SFR by setting the RESET pin. If the supply voltage meets the recommended operating conditions, the microcomputer resets all pins, the CPU, and SFR when an "L" signal is applied to the RESET pin (see Table 5.1 "Pin Status When RESET Pin Level is "L"").

When the signal applied to the RESET pin changes low ("L") to high ("H"), the microcomputer executes the program in an address indicated by the reset vector. The 125 kHz on-chip oscillator clock divided by 8 is automatically selected as a CPU clock after reset.

Refer to 4. "Special Function Registers (SFRs)" for SFR states after reset.

The internal RAM is not reset. When an "L" signal is applied to the **RESET** pin while writing data to the internal RAM, the internal RAM is in an indeterminate state.

Figure 5.1 shows an Example Reset Circuit. Figure 5.2 shows a Reset Sequence. Table 5.1 lists Pin Status When $\overline{\text{RESET}}$ Pin Level is "L".

5.1.1 Reset on a Stable Supply Voltage

- (1) Apply "L" to the $\overline{\text{RESET}}$ pin
- (2) Wait for $1/fOCO-S \times 20$
- (3) Apply an "H" signal to the $\overline{\text{RESET}}$ pin

5.1.2 Power-on Reset

- (1) Apply "L" to the $\overline{\text{RESET}}$ pin
- (2) Raise the supply voltage to the recommended operating level
- (3) Insert td(P-R) ms as wait time for the internal voltage to stabilize
- (4) Wait for $1/fOCO-S \times 20$
- (5) Apply "H" to the $\overline{\text{RESET}}$ pin



Figure 5.1 Example Reset Circuit



Figure 5.2 Reset Sequence

	Status				
Pin Name	CNVSS = VSS	CNVSS =	VCC1 ⁽¹⁾		
	01000 - 000	BYTE = VSS	BYTE = VCC1		
P0	Input port	Data input	Data input		
P1	Input port	Data input	Input port		
P2, P3, P4_0 to P4_3	Input port	Address output (undefined)	Address output (undefined)		
P4_4	Input port	CS0 output ("H" is output)	CS0 output ("H" is output)		
P4_5 to P4_7	Input port	Input port (pulled high)	Input port (pulled high)		
P5_0	Input port	WR output ("H" is output)	WR output ("H" is output)		
P5_1	Input port	BHE output (undefined)	BHE output (undefined)		
P5_2	Input port	RD output ("H" is output)	RD output ("H" is output)		
P5_3	Input port	BCLK output	BCLK output		
P5_4	Input port	HLDA output (The output value depends on the input to the HOLD pin)	HLDA output (The output value depends on the input to the HOLD pin)		
P5_5	Input port	HOLD input ⁽²⁾	HOLD input ⁽²⁾		
P5_6	Input port	ALE output ("L" is output)	ALE output ("L" is output)		
P5_7	Input port	RDY input	RDY input		
P6, P7, P8, P9, P10	Input port	Input port	Input port		

Table 5.1 Pin Status When RESET Pin Level is "L"

Note:

1. Shown here is the valid pin state when the internal power supply voltage has stabilized after power on. When CNVSS = VCC1, the pin state is indeterminate until the internal power supply voltage stabilizes.

2. Apply a "H" signal.

5.2 Brown-out Reset

The microcomputer resets pins, the CPU, or SFRs by setting the built-in voltage detection 0 circuit. The voltage detection 0 circuit monitors the voltage applied to the VCC1 pin (Vdet0).

The microcomputer resets pins, the CPU, and SFR as soon as the voltage that is applied to the VCC1 pin drops to Vdet0 or below.

Then, 125 kHz on-chip oscillator clock starts counting when the voltage that is applied to the VCC1 pin goes up to Vdet0 or above. The internal reset signal becomes "H" after the 125 kHz on-chip oscillator clock is counted 32 times, and then reset sequence starts (see Figure 5.2). The 125 kHz on-chip oscillator clock divided by 8 is automatically selected as a CPU clock after reset.

Refer to 4. "Special Function Registers (SFRs)" for the SFR status after brown-out reset.

The internal RAM is not reset. When the voltage that is applied to the VCC1 pin drops to Vdet0 or below while writing data to the internal RAM, the internal RAM is in an indeterminate state.

Refer to 6. "Voltage Detection Circuit" for details of the voltage detection 0 circuit.

5.3 Software Reset

The microcomputer resets pins, the CPU, and SFRs when the PM03 bit in the PM0 register is set to 1 (microcomputer reset). Then the microcomputer executes the program in an address determined by the reset vector. The 125 kHz on-chip oscillator clock divided by 8 is automatically selected as a CPU clock after reset.

In the software reset, the microcomputer does not reset a part of the SFRs. Refer to **4.** "**Special Function Registers (SFRs)**" for details.

The internal RAM is not reset.

5.4 Watchdog Timer Reset

The microcomputer resets pins, the CPU, and SFRs when the PM12 bit in the PM1 register is set to 1 (reset when watchdog timer underflows) and the watchdog timer underflows. Then the microcomputer executes the program in an address determined by the reset vector. The 125 kHz on-chip oscillator clock divided by 8 is automatically selected as a CPU clock after reset.

In the watchdog timer reset, the microcomputer does not reset a part of the SFRs. Refer to **4.** "**Special Function Registers (SFRs)**" for details.

The internal RAM is not reset. When the watchdog timer underflows while writing data to the internal RAM, the internal RAM is in an indeterminate state.

Refer to 13. "Watchdog Timer" for details.

5.5 Oscillation Stop Detection Reset

The microcomputer resets and stops pins, the CPU, and SFRs when the CM27 bit in the CM2 register is 0 (reset when oscillation stop detected), if it detects main clock oscillation circuit stop. Refer to **10.6 "Oscillation Stop and Re-Oscillation Detect Function"** for details.

In the oscillation stop detection reset, the microcomputer does not reset a part of the SFRs. Refer to **4**. "**Special Function Registers (SFRs)**" for details. Processor mode remains unchanged since bits PM01 to PM00 in the PM0 register are not reset.

5.6 Internal Space

Figure 5.3 shows CPU Register Status After Reset. Refer to **4.** "**Special Function Registers (SFRs)**" for SFR states after reset.



Figure 5.3 CPU Register Status After Reset

6. Voltage Detection Circuit

The voltage detection circuit consists of the voltage detection 0 circuit and the low voltage detection circuit. The voltage detection 0 circuit monitors the voltage applied to the VCC1 pin. The microcomputer is reset if the voltage detection 0 circuit detects VCC1 is Vdet0 or below.

The low voltage detection circuit also monitors the voltage applied to the VCC1 pin. The low voltage detection signal is generated when the low voltage detection circuit detects that VCC1 passes through Vdet2. This signal generates the low voltage detection interrupt. The VC13 bit in the VCR1 register determines whether VCC1 is Vdet2 and above or below Vdet2.

The voltage detection circuit is available when VCC1 = 5 V.

Figure 6.1 shows a Voltage Detection Circuit Block Diagram. Figure 6.2 shows the Registers VCR1 and VCR2, Figure 6.3 shows the D4INT Register, and Figure 6.4 shows the VW0C Register.



Figure 6.1 Voltage Detection Circuit Block Diagram





	Symbol	Address	After Reset	
	D4INT	001Fh	00h	
	Bit Symbol	Bit Name	Function	RW
	D40	Low voltage detection interrupt enable bit ⁽⁵⁾	0 : Disabled 1 : Enabled	RW
	D41	STOP mode deactivation control bit ^(4, 6)	 0 : Disabled (the low voltage detection interrupt is not used for recovery from stop mode) 1 : Enabled (the low voltage detection interrupt is used for recovery from stop mode) 	RW
	D42	Voltage change detection flag ⁽²⁾	0 : Not detected 1 : Vdet2 passing detection	RW ^{(;}
	D43	WDT overflow detect flag	0 : Not detected 1 : Detected	RW ⁽³
	DF0	Complian alsolo calent hit	b5 b4 0 0: D4INT clock divided by 8	RW
	DF1	Sampling clock select bit	0 1 : D4INT clock divided by 16 1 0 : D4INT clock divided by 32 1 1 : D4INT clock divided by 64	RW
	 (b7-b6)	No register bits. If necessary	, set to 0. Read as undefined value.	_
 This flag is enailed to the VC27 biology of the VC27	abled when the t is set to 0 (I o 0 by writing ge detection the D41 bit I effective whe b bit to 1, set C27 bit to 1. I(E-A) until th	he VC27 bit in the VCR2 regis ow voltage detection circuit di g a 0 in a program. (writing a 1	get out of stop mode again after once used fo	,

Figure 6.3 D4INT Register

b7 b6 b5 b4 b3 b2 b1 b0 1 1 0	Symbol VW0C	Address 002Ah	After Reset ⁽²⁾ 10001X10b (Hardware reset 1) 11001X11b (Brown-out reset)	
	Bit Symbol	Bit Name	Function	RW
	- vwoco	Brown-out reset enable bit ⁽³⁾	0 : Disabled 1 : Enabled	RW
	VW0C1	Voltage monitor 0 digital filter disable mode select bit	0 : Enable digital filter 1 : Disable digital filter	RW
	(b2)	Reserved bit	Set to 0. Read as undefined value	RW
	(b3)	Reserved bit	Read as undefined value	RO
	VW0F0	Compliant clock coloct hit	b5 b4 0 0 : fOCO-S divided by 1 0 1 : fOCO-S divided by 2	RW
	VW0F1	Sampling clock select bit	 0 1 : fOCO-S divided by 2 1 0 : fOCO-S divided by 4 1 1 : fOCO-S divided by 8 	R.M.

Notes :

1. Set the PRC3 bit in the PRCR register to 1 (write enabled) to rewrite the VW0C register.

2. The value of this register remain unchanged after software reset, watchdog timer reset, or oscillation stop detection reset.

3. Set the VC25 bit in the VCR2 register to 1 (voltage detection 0 circuit enabled) to enable the VW0C0 bit. Set the VW0C0 bit to 0 (disabled) when the VC25 bit is set to 0 (voltage detection 0 circuit disabled).

Figure 6.4 VW0C Register

6.1 Brown-out Reset

Figure 6.5 is a block diagram illustrating brown-out reset generation circuit. Table 6.1 shows a setting procedure of the bits for brown-out reset. Figure 6.6 provides an example of brown-out reset operation. When using brown-out reset to exit stop mode, set the VW0C1 bit in the VW0C register to 1 (digital filter disabled).

Table 6.1	Setting Procedures of the Bits for Brown-out Reset	

Procedure	When using the digital filter	When not using the digital filter			
1	Set the PM25 bit in the PM2 register to 1 (D4IN	Γ clock provide enable)			
2	Set the VC25 bit in the VCR2 register to 1 (volta	ge detection 0 circuit enabled)			
3	Wait for td (E-A)				
4	Use bits VW0F0 to VW0F1 in the VW0C regis- ter to select the digital filter sampling clock. Set the VW0C1 bit to 0 (digital filter enabled), bits 6 and 7 to 1	Set the VW0C1 bit in the VW0C register to 1 (digital filter disabled), and bits 6 and 7 to 1			
5	Set bit 2 in the VW0C register to 0 (setting bit 2 to 0 once again after procedure 3 is necessary)				
6	Set the CM14 bit in the CM1 register to 0 (125 kHz on-chip oscillator oscillates)	-			
7	Wait for digital filter sampling clock x 4 cycles	- (no wait time)			
8	Set the VW0C0 bit in the VW0C register to 1 (br	own-out reset enabled)			



Figure 6.5 Brown-out Reset Generation Circuit



Figure 6.6 Brown-out Reset Operation Example

6.2 Low Voltage Detection Interrupt

If the D40 bit in the D4INT register is set to 1 (low voltage detection interrupt enabled), the low voltage detection interrupt request is generated when the voltage applied to the VCC1 pin is above or below Vdet2. The low voltage detection interrupt shares the same interrupt vector with the watchdog timer interrupt, oscillation stop, and re-oscillation detection interrupt.

Set the D41 bit in the D4INT register to 1 (enabled) to use the low voltage detection interrupt to exit stop mode.

The D42 bit in the D4INT register is set to 1 as soon as the voltage applied to the VCC1 pin reaches Vdet2 due to the voltage rise and voltage drop. When the D42 bit changes 0 to 1, the low voltage detection interrupt request is generated. Set the D42 bit to 0 by program. However, when the D41 bit is set to 1 and the microcomputer is in stop mode, the low voltage detection interrupt request is generated regardless of the D42 bit state if the voltage applied to the VCC1 pin is detected to be above Vdet2. The microcomputer then exits stop mode.

Table 6.2 shows Low Voltage Detection Interrupt Request Generation Conditions.

Bits DF1 to DF0 in the D4INT register determine the sampling period that detects the voltage applied to the VCC1 pin reaches Vdet2. Table 6.3 shows the Sampling Periods. Figure 6.7 shows Low Voltage detection Interrupt Generation Block Diagram, and Figure 6.8 shows a Low Voltage Detection Interrupt Generation Example

Operating Mode	VC27 Bit	D40 Bit	D41 Bit	D42 Bit	CM02 Bit	VC13 Bit
Normal Operating Mode (1)				0 to 1		0 to 1 ⁽³⁾
			-	0101	-	1 to 0 ⁽³⁾
Wait Mode ⁽²⁾	1	1		0 to 1	0	0 to 1 ⁽³⁾
	I		-	0101	0	1 to 0 ⁽³⁾
				-	1	0 to 1
Stop Mode (2)			1	-	0	0 to 1

Table 6.2 Low Voltage Detection Interrupt Request Generation Conditions

Note:

- indicates either 0 or 1 is settable.

- 1. The status except wait mode and stop mode is handled as normal mode. (Refer to **10. "Clock Generation Circuit"**)
- 2. Refer to 6.3 "Limitations on Exiting Stop Mode" and 6.4 "Limitations on Exiting Wait Mode".
- 3. An interrupt request for voltage reduction is generated after the value of the VC13 bit changes and a sampling time elapses. See Figure 6.8 "Low Voltage Detection Interrupt Generation Circuit Operation Example" for details.

Table 6.3 Sampling Periods

CPU Clock		Sampling	Clock (µs)	
(D4INT clock)	DF1 to DF0 = 00 DF1 to DF0 = 01 DF1 to DF0 = 10		DF1 to DF0 = 11	
(MHz)	(CPU clock divided by 8)	(CPU clock divided by 16)	(CPU clock divided by 32)	(CPU clock divided by 64)
16	3.0	6.0	12.0	24.0



Figure 6.7 Low Voltage detection Interrupt Generation Block Diagram



Figure 6.8 Low Voltage Detection Interrupt Generation Circuit Operation Example

6.3 Limitations on Exiting Stop Mode

The low voltage detection interrupt is immediately generated and the microcomputer exits stop mode if the CM10 bit in the CM1 register is set to 1 (stop mode) under the conditions below.

- The VC27 bit in the VCR2 register is set to 1 (low voltage detection circuit enabled)
- The D40 bit in the D4INT register is set to 1 (low voltage detection interrupt enabled)
- The D41 bit in the D4INT register is set to 1 (low voltage detection interrupt is used to exit stop mode)
- The voltage applied to the VCC1 pin is higher than Vdet2 (the VC13 bit in the VCR1 register is 1)

If the microcomputer is set to enter stop mode when the voltage applied to the VCC1 pin drops below Vdet2 and to exit stop mode when the voltage applied rises to Vdet2 or above, set the CM10 bit to 1 when VC13 bit is 0 (VCC1 < Vdet2).

6.4 Limitations on Exiting Wait Mode

The low voltage detection interrupt is immediately generated and the microcomputer exits wait mode If WAIT instruction is executed under the conditions below.

- The CM02 bit in the CM0 register is set to 1 (stop peripheral function clock)
- The VC27 bit in the VCR2 register is set to 1 (low voltage detection circuit enabled)
- The D40 bit in the D4INT register is set to 1 (low voltage detection interrupt enabled)
- The D41 bit in the D4INT register is set to 1 (low voltage detection interrupt is used to exit wait mode)
- The voltage applied to the VCC1 pin is higher than Vdet2 (the VC13 bit in the VCR1 register is 1)

If the microcomputer is set to enter wait mode when the voltage applied to the VCC1 pin drops below Vdet2 and to exit wait mode when the voltage applied rises to Vdet2 or above, perform WAIT instruction when the VC13 bit is 0 (VCC1 < Vdet2).

6.5 Cold Start-up / Warm Start-up Discrimination

As for the cold start-up / warm start-up discrimination, the CWR bit in the RSTFR register determines either cold start-up (reset process) when power-on or warm start-up (reset process) when reset signal is applied during the microcomputer running.

The value of the CWR bit is 0 when power is applied. The CWR bit is also set to 0 after brown-out reset. The CWR bit is set to 1 by writing a 1 in a program and does not change at hardware reset 1, software reset, watchdog timer reset, and oscillation stop detection reset.

Use brown-out reset for cold start-up / warm start-up discrimination.

Follow Table 6.1 Setting Procedures of the Bits for Brown-out Reset to set the bits for brown-out reset. Figure 6.9 shows Cold Start-up / Warm Start-up Discrimination Example. Figure 6.10 shows RSTFR Register.



Figure 6.9 Cold Start-up / Warm Start-up Discrimination Example



Figure 6.10 RSTFR Register

Some pins serve as bus control pins (1)

Some pins serve as bus control pins ⁽¹⁾

7. Processor Mode

7.1 Types of Processor Mode

Three processor modes are available to choose from: single-chip mode, memory expansion mode, and microprocessor mode. Table 7.1 shows the Features of Processor Modes.

Table 7.1 Features of Flocesson modes				
Processor Modes	Access Space	Pins Which Are Assigned I/O Ports		
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or peripheral function I/		
		O pins		

external area (1)

SFR, internal RAM, internal ROM,

SFR, internal RAM, external area (1)

Table 7.1 Features of Processor Modes

Note:

mode

Memory expansion

Microprocessor mode

1. Refer to 8. "Bus" for details.

7.2 Setting Processor Modes

Processor mode is set by using the CNVSS pin and bits PM01 to PM00 in the PM0 register. Table 7.2 shows the Processor Mode After Hardware Reset. Table 7.3 shows Bits PM01 to PM00 Set Values and Processor Modes

Table 7.2 Processor Mode After Hardware Reset

CNVSS Pin Input Level	Processor Modes
VSS	Single-chip mode
VCC1 (1, 2)	Microprocessor mode

Notes:

- 1. If the microcomputer is reset in hardware by applying VCC1 to the CNVSS pin (hardware reset 1 or brown-out reset), the internal ROM cannot be accessed regardless of the status of bits PM10 to PM00.
- 2. The multiplexed bus cannot be assigned to the entire \overline{CS} space.

Table 7.3	Bits PM01 to PM00 Set Values and Processor Modes

Bits PM01 to PM00	Processor Modes
00b	Single-chip mode
01b	Memory expansion mode
10b	Do not set
11b	Microprocessor mode

Rewriting bits PM01 to PM00 places the microcomputer in the corresponding processor mode regardless of whether the input level on the CNVSS pin is "H" or "L". Note, however, that bits PM01 to PM00 cannot be rewritten to 01b (memory expansion mode) or 11b (microprocessor mode) at the same time bits PM07 to PM02 are rewritten. Note also that these bits cannot be rewritten to enter microprocessor mode in the internal ROM, nor can they be rewritten to exit microprocessor mode in areas overlapping the internal ROM.

If the microcomputer is reset in hardware by applying VCC1 to the CNVSS pin (hardware reset 1 or brown-out reset), the internal ROM cannot be accessed regardless of bits PM01 to PM00.

Figures 7.1 to 7.3 show the PM0 Register and PM1 Register.



Notes :

- 1. Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled).
- 2. Bits PM02, and PM04 to PM07 are effective when bits PM01 and PM00 are set to 01b (memory expansion mode) or 11b (microprocessor mode).
- To set bits PM01 and PM00 to 01b and bits PM05 and PM04 to 11b (multiplexed bus assigned to the entire CS space), apply an "H" signal to the BYTE pin (external data bus is 8 bits wide). While the CNVSS pin is held "H" (= VCC1), do not rewrite the PM05 and PM04 bits to 11b after reset. If bits PM05 and PM04 are set to 11b during memory expansion mode, P3_1 to P3_7 and P4_0 to P4_3 become I/O ports, in which case the accessible area for each CS is 256 bytes.
 Bits PM01 and PM00 do not change at software reset, watchdog timer reset, and oscillation stop detection reset.

Figure 7.1 PM0 Register

	b3 b2 b1 b0					
	└╷╷╷╷╷	Symbol	Address		After Reset	
		PM1	0005h		00001000b	
		Bit Symbol	Bit Name		Function	RW
		PM10	CS2 area switch bit (data flash enable bit) ⁽²⁾	0 : <u>CS2</u> (0I 1 : Data fla	E000h to 0FFFFh) sh (0E000h to 0FFFFh)	RW
		PM11	Port P3_7 to P3_4 function select bit ⁽³⁾	0 : Addres 1 : Port fur		RW
		PM12	Watchdog timer function select bit ⁽⁴⁾		og timer interrupt og timer reset	RW
		PM13	Internal reserved area expansion bit ^(2, 6)	(NOTE 6)	E 6)	
	PM14			-Mbyte mode (no expansion)	RW	
(b6		PM15	Memory area expansion bit ⁽³⁾	1 0 : Do not set 1 1 : 4-Mbyte mode		RW
		 (b6)	Reserved bit	Set to 0		RW
		PM17	Wait bit ⁽⁵⁾	0 : No wait 1 : Wait sta		RW
 Bits F mode Bits F (micr The F The F enab When (wait 	PM10 and Pl PM11, PM14 oprocessor i PM12 bit is s PM12 bit is a led). n the PM17 l n the PM17 state).	M13 are auto , and PM 15 mode). set to 1 by we automatically bit is set to 1 bit is set to 1	ing the PRC1 bit in the PRCR re omatically set to 1 while the FMR are effective when bits PM01 ar iting a 1 in a program (writing a 0 set to 1 when the CSPRO bit in (wait state), one wait state is ins and accesses an external area, by the PM13 bit as listed in the ta	01 bit in the nd PM00 are 0 has no eff the CSPR r serted when set the CSi	PFMR0 register is set to 1 (CPL e set to 01b (memory expansion ect). egister is 1 (count source prote accessing the internal RAM or	n mode) or ction mode internal R
	A				DN42 4	
Access Area Internal RAM Decess POM 4			PM13 = 0		PM13 = 1	
			Up to Addresses 00400h to 03FFFh (15 Kbytes) Up to Addresses D0000h to FFFFh (192 Kbytes)		The entire area is usable	
External Ac		Addı	ress 04000h to 0CFFFh are usable ress 80000h to CFFFFh are usable		The entire area is usable Address 04000h to 0CFFFh are reserved Address 80000h to CFFFFh are reserved (in memory expansion mode)	


7.3 Internal Memory

The internal RAM can be used in all processor modes. The range of the internal RAM depends on the setting of the PM 13 bit in the PM1 register.

The internal ROM is used in single-chip mode and memory expansion mode. Three internal ROMs are available: data flash, program ROM 2, and program ROM 1.

Data flash includes block A (addresses 0E000h to 0EFFFh) and block B (addresses 0F000h to 0FFFFh). When data flash is selected by the setting of the PM10 bit in the PM1 register, both block A and block B can be used. Table 7.4 shows Data Flash (addresses 0E000h to 0FFFFh).

Table 7.4Data Flash (addresses 0E000h to 0FFFFh)

PM10	Bit in PM1 Register	0	1
Processor Modes	Single-chip mode	Unusable	Data flash
	Memory expansion mode	External area	Data flash
	Microprocessor mode	External area	Reserved area

Set the PRG2C0 bit in the PRG2C register to select program ROM 2. Table 7.5 shows Program ROM 2 (addresses 10000h to 13FFFh).

Do not use the last 16 bytes (addresses 13FF0h to 13FFFh) when using program ROM 2 in single-chip mode or memory expansion mode. These bytes are assigned as the user boot code area (refer to **22.1.2** "**User Boot Function**").

Table 7.5Program ROM 2 (addresses 10000h to 13FFFh)

PRG2C0	bit in PRG2C Register	0	1
Processor Modes	Single-chip mode	Program ROM 2	External area
	Memory expansion mode	Program ROM 2	External area
	Microprocessor mode	Reserved area	External area

The range of program ROM 1 depends on the setting of the PM13 bit in the PM1 register. Figure 7.4 indicates the Memory Map in Single-Chip Mode.



Figure 7.4 Memory Map in Single-Chip Mode

8. Bus

During memory expansion or microprocessor mode, some pins serve as the bus control pins to perform data input /output to and from external devices. These bus control pins include A0 to A19, D0 to D15, $\overline{CS0}$ to $\overline{CS3}$, \overline{RD} , \overline{WRL} / \overline{WR} , \overline{WRH} / \overline{BHE} , ALE, \overline{RDY} , \overline{HOLD} , \overline{HLDA} , and BCLK.

8.1 Bus Mode

Bus mode, either multiplexed or separate, can be selected using bits PM05 and PM04 in the PM0 register. Table 8.1 shows the Difference between Separate Bus and Multiplexed Bus.

8.1.1 Separate Bus

In this bus mode, data and address are separate.

8.1.2 Multiplexed Bus

In this bus mode, data and address are multiplexed.

8.1.2.1 When the Input Level on BYTE Pin is High (8-Bit Data Bus)

D0 to D7 and A0 to A7 are multiplexed.

8.1.2.2 When the Input Level on BYTE Pin is Low (16-Bit Data Bus)

D0 to D7 and A1 to A8 are multiplexed. D8 to D15 are not multiplexed. Do not use D8 to D15. External devices connecting to a multiplexed bus are allocated to only the even addresses of the microcomputer. Odd addresses cannot be accessed.

Table 8.1	Difference between Separate Bus and Multiplexed Bus

Pin Name ⁽¹⁾	Separate Bus	Multiplexed Bus		
Fin Name (1)	Separate Dus	BYTE = "H"	BYTE = "L"	
P0_0 to P0_7 / D0 to D7	D0 to D7	(NOTE 2)	(NOTE 2)	
P1_0 to P1_7 / D8 to D15	D8 to D15	I/O port P1_0 to P1_7	(NOTE 2)	
P2_0 / A0 (/ D0)	A0 X		X A0 X	
P2_1 to P2_7 / A1 to A7 (/ D1 to D7 / D0 to D6)	A1 to A7	A1 to A7 D1 to D7	A1 to A7 D0 to D6	
P3_0 / A8 (/ D7)	A8 X	A8	A8 D7	

Notes:

1. See **Table 8.6** "**Pin Functions for Each Processor Mode**" for bus control signals other than the above.

It changes with a setting of PM05 and PM04, and area to access.
 See Table 8.6 "Pin Functions for Each Processor Mode" for details.

8.2 Bus Control

The following describes the signals needed for accessing external devices and the functionality of software wait.

8.2.1 Address Bus

The address bus consists of 20 lines: A0 to A19. The address bus width can be chosen to be 12, 16, or 20 bits by using the PM06 bit in the PM0 register and the PM11 bit in the PM1 register. Table 8.2 shows the Set Value of Bits PM06 and PM11, and Address Bus Width.

Bits Set Value (1)	Pin Function	Address Bus Width
PM11 = 1 P3_4 to P3_7		12 bits
PM06 = 1	P4_0 to P4_3	
PM11 = 0	A12 to A15	16 bits
PM06 = 1	P4_0 to P4_3	
PM11 = 0	A12 to A15	20 bits
PM06 = 0	A16 to A19	

 Table 8.2
 Set Value of Bits PM06 and PM11, and Address Bus Width

Note:

1. No values other than those shown above can be set.

When processor mode is changed from single-chip mode to memory expansion mode, the address bus is indeterminate until any external area is accessed.

8.2.2 Data Bus

When input on the BYTE pin is high (data bus is 8 bits wide), 8 lines D0 to D7 comprise the data bus; when input on the BYTE pin is low (data bus is 16 bits wide), 16 lines D0 to D15 comprise the data bus. Do not change the input level on the BYTE pin while in operation.

8.2.3 Chip Select Signal

The chip select (hereafter referred to as the \overline{CS}) signals are output from the \overline{CSi} (i = 0 to 3) pins. These pins can be chosen to function as I/O ports or as \overline{CS} by using the \overline{CSi} bit in the CSR register. Figure 8.1 shows the CSR Register.

During 1-Mbyte mode, the external area can be separated into up to 4 by the \overline{CSi} signal which is output from the \overline{CSi} pin. During 4-Mbyte mode, \overline{CSi} signal or bank number is output from the \overline{CSi} pin. Refer to **9. "Memory Space Expansion Function"**. Figure 8.2 shows Examples of Address Bus and \overline{CSi} Signal Output in 1-Mbyte mode.



Notes :

1. When the $\overline{\text{RDY}}$ signal is used in the area indicated by $\overline{\text{CSi}}$ (i = 0 to 3) or the multiplex bus is used, set the CSiW bit to 0

(wait state). When the PM17 bit in the PM1 register is set to 1 (wait state), set the CSiW bit to 0 (wait state). When the CSiW bit = 0 (wait state), the number of wait states can be selected using bits CSEi1W to CSEi0W in the CSE 2. 3. register.



Example 1

To access the external area indicated by \overline{CSj} in the next cycle after accessing the external area indicated by \overline{CSi}

The address bus and chip select signal both change state between these two cycles.



Example 3

Example 4

Example 2

state

To access the external area indicated by $\overline{\text{CSi}}$ in the next cycle after accessing the external area indicated by the same $\overline{\text{CSi}}$

The address bus changes state but the chip select signal does not change state

Not to access any area (nor instruction prefetch generated) in the next cycle after accessing the external area indicated by $\overline{\text{CSi}}$

To access the internal ROM or internal RAM in the next cycle after accessing the external area indicated by $\overline{\text{CSi}}$

Access to the external area indicated by CSi

BCLK

Read signal

Address bus

Data bus

CSi

The chip select signal changes state but the address bus does not change

⟨Data

Address

Access to the internal ROM or internal RAM

Neither the address bus nor the chip select signal changes state between these two cycles





8.2.4 Read and Write Signals

When the data bus is 16 bits wide, the read and write signals can be chosen to be a combination of \overline{RD} , \overline{BHE} , and, \overline{WR} or a combination of \overline{RD} , \overline{WRL} , and \overline{WRH} by using the PM02 bit in the PM0 register. When the data bus is 8 bits wide, use a combination of \overline{RD} , \overline{WR} , and \overline{BHE} .

Table 8.3 shows the Operation of \overline{RD} , \overline{WRL} , and \overline{WRH} Signals. Table 8.4 shows the Operation of \overline{RD} , \overline{WR} , and \overline{BHE} Signals.

Data Bus Width	RD	WRL	WRH	Status of External Data Bus
16-bit	L	Н	Н	Read data
(BYTE pin input = "L")	Н	L	Н	Write 1 byte of data to an even address
	Н	Н	L	Write 1 byte of data to an odd address
	Н	L	L	Write data to both even and odd addresses

 Table 8.3
 Operation of RD, WRL, and WRH Signals

Table 8.4 Operation of RD, WR, and BHE Signa
--

Data Bus Width	RD	WR	BHE	A0	Status of External Data Bus
16-bit	Н	L	L	Н	Write 1 byte of data to an odd address
(BYTE pin	L	Н	L	Н	Read 1 byte of data from an odd address
input = "L")	Н	L	Н	L	Write 1 byte of data to an even address
	L	Н	Н	L	Read 1 byte of data from an even address
	Н	L	L	L	Write data to both even and odd addresses
	L	Н	L	L	Read data from both even and odd addresses
8-bit (BYTE pin	Н	L	_ (1)	H or L	Write 1 byte of data
input = "H")	L	Н	_ (1)	H or L	Read 1 byte of data

Note:

1. Do not use.

8.2.5 ALE Signal

The ALE signal latches the address when accessing the multiplexed bus space. Latch the address when the ALE signal falls.

When BYTE pin input = "H"	When BYTE pin input = "L"
ALE	ALE
A0/D0 to A7/D7 Address Data	A0 Address
When bits PM05 and PM04 are "01b" or "10b" (the multiplexed	bus is either the $\overline{CS2}$ or $\overline{CS1}$ space)
A8 to A19 Address	A1/D0 to A8/D7 Address Data
	A9 to A19
When bits PM05 and PM04 are "11b" (the entire $\overline{\text{CS}}$ space is the	e multiplexed bus)
A8 Address	X

Figure 8.3 ALE Signal, Address Bus, Data Bus

8.2.6 RDY Signal

This signal is provided for accessing external devices which need to be accessed at low speed. If input on the $\overline{\text{RDY}}$ pin is low at the last falling edge of BCLK of the bus cycle, one wait state is inserted in the bus cycle. While in a wait state, the following signals retain the state in which they were when the $\overline{\text{RDY}}$ signal was acknowledged.

A0 to A19, D0 to D15, CS0 to CS3, RD, WRL, WRH, WR, BHE, ALE, HLDA

Then, when the input on the $\overline{\text{RDY}}$ pin is detected high at the falling edge of BCLK, the remaining bus cycle is executed. Figure 8.4 shows Examples in which the Wait State was Inserted into Read Cycle by $\overline{\text{RDY}}$ Signal. To use the $\overline{\text{RDY}}$ signal, set the corresponding bit (bits CS3W to CS0W) in the CSR register to 0 (with wait state). When not using the $\overline{\text{RDY}}$ signal, the $\overline{\text{RDY}}$ pin need to be pulled-up.



Figure 8.4 Examples in Which Wait State Was Inserted into Read Cycle by RDY Signal

8.2.7 HOLD Signal

This signal is used to transfer control of the bus from the CPU or DMAC to an external circuit. When the input on the $\overline{\text{HOLD}}$ pin is pulled low, the microcomputer is placed in a hold state after the bus access at that time finishes. The microcomputer remains in the hold state while the $\overline{\text{HOLD}}$ pin is held low, during which time the $\overline{\text{HLDA}}$ pin outputs a low-level signal.

Table 8.5 shows the Microcomputer Status in Hold State.

Bus-using priorities are given to HOLD, DMAC, and CPU in descending order. However, if the CPU is accessing an odd address in word units, the DMAC cannot gain control of the bus during two separate accesses.

\overline{HOLD} > DMAC > CPU

Figure 8.5 Bus-Using Priorities

Table 8.5 Microcomputer St	Status in Hold State
----------------------------	----------------------

	Item	Status	
BCLK		Output	
A0 to A19, D0 to D15 WR, BHE	, $\overline{CS0}$ to $\overline{CS3}$, \overline{RD} , \overline{WRL} , \overline{WRH} ,	High-impedance	
I/O ports P0, P1, P3, P4 ⁽¹⁾		High-impedance	
P6 to P10		Maintains status when HOLD signal is received	
HLDA		Output "L"	
Internal Peripheral Circuits		On (but watchdog timer stops) ⁽²⁾	
ALE		Undefined	

Notes:

1. When I/O port function is selected.

2. The watchdog timer does not stop when the CSPRO bit in the CSPR register is set to 1 (count source protection mode enabled).

8.2.8 BCLK Output

If the PM07 bit in the PM0 register is set to 0 (output enabled), a clock with the same frequency as that of the CPU clock is output as BCLK from the BCLK pin. Refer to **10.2** "CPU Clock and Peripheral Function Clock".

Processor	Mode	Memory Expa	Memory Expansion Mode			
Bits PM05	and PM04	00b (separate	e bus)	01b ($\overline{CS2}$ is for the others are f 10b ($\overline{CS1}$ is for the others are f	11b (multiplexed bus for the entire space) ⁽¹⁾	
Data Bus \ BYTE Pin	Vidth	8 bits "H"	16 bits "L"	8 bits "H"	16 bits "L"	8 bits "H"
P0_0 to P0)_7	D0 to D7	D0 to D7	D0 to D7 ⁽⁴⁾	D0 to D7 ⁽⁴⁾	I/O ports
P1_0 to P'	_7	I/O ports	D8 to D15	I/O ports	D8 to D15 ⁽⁴⁾	I/O ports
P2_0		A0	A0	A0/D0 ⁽²⁾	A0	A0/D0
P2_1 to P2	2_7	A1 to A7	A1 to A7	A1 to A7 /D1 to D7 ⁽²⁾	A1 to A7 /D0 to D6 ⁽²⁾	A1 to A7 /D1 to D7
P3_0		A8	A8	A8	A8/D7 ⁽²⁾	A8
P3_1 to P3	3_3	A9 to A11		•	•	I/O ports
P3_4 to	PM11 = 0	A12 to A15				I/O ports
P3_7	PM11 = 1	I/O ports				
P4_0 to	PM06 = 0	A16 to A19				I/O ports
P4_3	PM06 = 1	I/O ports				
P4_4	CS0 = 0	I/O ports				
	CS0 = 1	CS0	CS0			
P4_5	CS1 = 0	I/O ports				
	CS1 = 1	CS1				
P4_6	CS2 = 0	I/O ports				
	CS2 = 1	CS2				
P4_7	CS3 = 0	I/O ports				
	CS3 = 1	CS3				
P5_0	PM02 = 0	WR				r
	PM02 = 1	_ (3)	WRL	_ (3)	WRL	_ (3)
P5_1	PM02 = 0	BHE				
	PM02 = 1	— f	WRH	_ (3)	WRH	_ (3)
P5_2		RD				
P5_3		BCLK				
P5_4		HLDA				
P5_5		HOLD				
P5_6		ALE				
P5_7		RDY				

Table 8.6 **Pin Functions for Each Processor Mode**

I/O ports : Function as I/O ports or peripheral function I/O pins.

Notes:

- 1. When bits PM01 and PM00 are set to 01b (memory expansion mode) and bits PM05 and PM04 are set to 11b (multiplexed bus assigned to the entire \overline{CS} space), apply "H" to the BYTE pin (external data bus 8 bits wide). While the CNVSS pin is held "H" (= VCC1), do not rewrite bits PM05 and PM04 to 11b after reset. If bits PM05 and PM04 are set to 11b during memory expansion mode, P3_1 to P3_7 and P4_0 to P4_3 become I/O ports, in which case the accessible area for each \overline{CS} is 256 bytes.
- 2. In separate bus mode, these pins serve as the address bus.
- 3. If the data bus is 8 bits wide, make sure the PM02 bit is set to 0 (\overline{RD} , \overline{BHE} , \overline{WR}).
- 4. When accessing the area that uses a multiplexed bus, these pins output an indeterminate value during a write.

8.2.9 External Bus Status When Internal Area IS Accessed

Table 8.7 shows the External Bus Status When Internal Area Accessed.

	Item	SFR Accessed	Internal ROM, RAM Accessed
A0 to A19		Address output	Maintain the last accessed address of external area or SFR
D0 to D15	When Read	High-impedance	High-impedance
	When Write	When Write Output data Undefined	Undefined
$\overline{RD}, \overline{WR}, \overline{W}$	RL, WRH	RD, WR, WRL, WRH output	Output "H"
BHE		BHE output	Maintain the last accessed status of exter- nal area or SFR
$\overline{\text{CS0}}$ to $\overline{\text{CS3}}$	3	Output "H"	Output "H"
ALE		Output "L"	Output "L"

Table 8.7 External Bus Status When Internal Area Accessed

8.2.10 Software Wait

The PM17 bit in the PM1 register, which is a software-wait-related bit, has an influence over the internal memory and the external area.

The SFR area is accessed in 2 BCLK or 3 BCLK cycles as determined by the PM20 bit in the PM2 register. Data flash, one of the internal ROMs, is affected by the PM17 bit and the FMR17 bit in the FMR1 register.

Software waits can be inserted to the external area by setting the PM17 bit or setting the CSiW bit in the CSR register or bits CSEi1W to CSEi0W in the CSE register for each CSi (i = 0 to 3). To use the $\overline{\text{RDY}}$ signal, set the corresponding CSiW bit to 0 (with wait state).

Table 8.8 shows the Bits and Bus Cycles Related to Software Wait (SFR, Internal Memory), Figure 8.6 shows the CSE register, and Table 8.9 shows the Bits and Bus Cycles Related to Software Wait (External Area).

Area		Setting	of Software-Wait-r	elated Bits	Soft-	Bus cycle
-		PM2 Register PM20 Bit (1)	FMR1 Register FMR17 Bit	PM1 Register PM17 Bit	ware Wait	
SFR		1	-	-	1 wait	2 BCLK cycles ⁽³⁾
		0	-	-	2 waits	3 BCLK cycles
		-	-	0	No wait	1 BCLK cycle ⁽³⁾
RAM				1	1 wait	2 BCLK cycles
	Program ROM 1	-	-	0	No wait	1 BCLK cycle ⁽³⁾
ROM	Program ROM 2			1	1 wait	2 BCLK cycles
	Data Flash (2)	-	0	-	1 wait	2 BCLK cycles ⁽³⁾
			1	0	No wait	1 BCLK cycle
				1	1 wait	2 BCLK cycle

 Table 8.8
 Bits and Bus Cycles Related to Software Wait (SFR, Internal Memory)

- indicates that either 0 or 1 can be set.

Notes:

1. The PM 20 bit is valid when the PLC07 bit in the PLC0 register is set to 1 (PLL operation).

- 2. When 2.7 V \leq VCC1 \leq 3.0 V and f (BCLK) \geq 16 MHz, or when 3.0 V < VCC1 \leq 5.5 V and f (BCLK) \geq 20 MHz, 1 wait is necessary to read data flash. Use the PM17 bit or the FMR 17 bit to set 1 wait.
- 3. Status after reset.



Set the CSiW bit (i = 0 to 3) in the CSR register to 0 (wait state) before writing to bits CSEi1W to CSEi0W. If the CSiW bit needs to be set to 1 (no wait state), set bits CSEi1W and CSEi0W to 00b before setting it.



Area	Bus Mode	Setting	of Software-Wait-	related Bits	Software	Bus Cycle
		PM1 Regis-	CSR Register	CSE Register	Wait	
		ter PM17 Bit	CSiW Bit ⁽¹⁾	Bits CSEi1W to CSEi0W		
External	Conorato	0	4		Newsit	
External Area	Separate Bus	0	1	00b	No wait	1 BCLK cycle (Read)
						2 BCLK cycles (Write)
		-	0	00b	1 wait	2 BCLK cycles (4)
		-	0	01b	2 waits	3 BCLK cycles
		-	0	10b	3 waits	4 BCLK cycles
		1	0 (3)	00b	1 wait	2 BCLK cycles
	Multiplexed	-	0 (2)	00b	1 wait	3 BCLK cycles
	Bus	-	0 (2)	01b	2 waits	3 BCLK cycles
		-	0 (2)	10b	3 waits	4 BCLK cycles
		1	0 (2, 3)	00b	1 wait	3 BCLK cycles

Table 8.9	Bits and Bus C	ycles Related to	Software Wait	(External Area)
		,	•••••••	

i = 0 to 3

- indicates that either 0 or 1 can be set.

Notes:

- 1. To use the RDY signal, set the CSiW bit to 0 (with wait state).
- 2. To access in multiplexed bus mode, set the CSiW bit to 0 (with wait state).
- 3. When the PM17 bit is set to 1 and accesses an external area, set the CSiW bit to 0 (with wait state).
- 4. After reset, the PM17 bit is set to 0 (without wait state), bits CS0W to CS3W are set to 0 (with wait state), and the CSE register is set to 00h (one wait state for $\overline{CS0}$ to $\overline{CS3}$). Therefore, all external areas are accessed with one wait state.





Figure 8.8 Typical Bus Timings Using Software Wait (2)

9. Memory Space Expansion Function

The following describes a memory space expansion function.

During memory expansion or microprocessor mode, the memory space expansion function allows the access space to be expanded using the appropriate register bits.

Table 9.1 shows Setting of Memory Space Expansion Function, Memory Space.

Table 9.1 Setting of Memory Space Expansion Function, Memory Space	Table 9.1	Setting of Memory Space Expansion Function, Memory Space
--	-----------	--

Memory Space Expansion Function	Setting (PM15 to PM14)	Memory Space
1-Mbyte Mode	00b	1 Mbyte (no expansion)
4-Mbyte Mode	11b	4 Mbytes

9.1 1-Mbyte Mode

In this mode, the memory space is 1 Mbyte. In 1-Mbyte mode, the external area to be accessed is specified using the \overline{CSi} (i = 0 to 3) signals (hereafter referred to as the \overline{CSi} area). Figures 9.2 and 9.3 show the Memory Mapping and \overline{CS} Area in 1-Mbyte mode.

9.2 4-Mbyte Mode

In this mode, the memory space is 4 Mbytes. Figure 9.1 shows the DBR Register. Bits BSR2 to BSR0 in the DBR register select a bank number which is to be accessed to read or write data. Setting the OFS bit to 1 (with offset) allows the accessed address to be offset by 40000h.

In 4-Mbyte mode, the \overline{CSi} (i = 0 to 3) pin function differs depending on an area to be accessed.

9.2.1 Addresses 04000h to 3FFFFh, C0000h to FFFFFh

• The CSi signal is output from the CSi pin (same operation as 1-Mbyte mode; however, the last address of the CS1 area is 3FFFFh).

9.2.2 Addresses 40000h to BFFFFh

- The $\overline{\text{CS0}}$ pin outputs "L"
- Pins CS1 to CS3 output the setting values of bits BSR2 to BSR0 (bank number)

Figures 9.4 and 9.5 show the Memory Mapping and \overline{CS} Area in 4-Mbyte mode. Note that banks 0 to 6 are data-only areas. Locate the program in bank 7 or the \overline{CSi} area.

	Symbol DBR	Address 000Bh	After Reset 00h	
				_
	Bit Symbol	Bit Name	Function	RW
	(b1-b0)	No register bits. If necessary,	set to 0. Read as 0	_
	OFS	Offset bit	0 : Not offset 1 : Offset	RW
	BSR0		b5 b4 b3 b5 b4 b3	RW
	BSR1	Bank selection bits	0 0 0 : Bank 0 0 0 1 : Bank 1 0 1 0 : Bank 2 0 1 1 : Bank 3 1 0 0 : Bank 4 1 0 1 : Bank 5 1 1 0 : Bank 6 1 1 1 : Bank 7	RW
	BSR2			RW
[]	 (b7-b6)	No register bits. If necessary,	set to 0. Read as 0	



Memory expansion mode

SFR

Internal RAM

Reserved area

SER

00000h

00400H

XXXXXH

08000

0D000h

0D800H



Microprocessor mode

SFR

Internal RAM

Reserved area

SFR



Microprocessor mode

Memory expansion mode





	Memory expansion	mode	Microproces	sor mode								
00000h	SFR		SF	R								
00400h	Internal		Interna	RAM								
XXXXXh	RAM											
08000h 0D000h	Reserved area	a	Reserve	d area								
0D000h	SFR		SF	۲	.							
0E000h	D : (1 + (2)		Reserved. ext		CS2 (2 Kby							
10000h	Data flash (2) Program ROM 2		Reserved, ext									
14000h	Program ROW 2	<u></u>			ra ⁽⁵⁾ CS2 (16 Kbytes) CS2 (102 Kbytes)							
					CS2 (76 Kb)	/tes)						
27000h	27000h Reserved area			d area	¥	¥						
28000h					CS1 (96 Kb)	tes)						
40000h					<u>₹-</u> <u>₹</u>	-						
	External area	a	External	area			rea (memory expansion m		ytes x 8 banks)			
					Cnai	ige onset to u	se 256 Kbytes x 8 banks x	2				
80000h					Other than	he CS area (r	nicroprocessor mode: 512	Kbytes x 8 b	anks)			
C0000h	Reserved area	a			ŧ	-						
YYYYYh					CS0 (misropocessor mode: 256 Kbytes)							
FFFFFh	Internal ROM	<u> </u>			¥	_						
PM13 = 1												
	ternal RAM	Inter	nal ROM				External Area					
Capaci		Capacity	Address YYYYYh	C	<u>S0</u>	CS1	CS2	CS3	Other than the CS area (1)			
12 Kbyte		128 Kbytes	E0000h	Microproces	sor mode	28000h to	0D800h to 26FFFh Note that this applies to the	No area	Memory expansion mode 40000h to 7FFFFh			
16 Kbyte 31 Kbyte		256 Kbytes 512 Kbytes	C0000h 80000h	C0000h to F	FFFFN	3FFFFh	following areas only in the conditions described below.		40000h to 7FFFh Microprocessor mode			
		10 12 100/100					When PM10 = 0, 0E000h to 0FFFFh		40000h to BFFFFh			
							When PRG2C0 = 1, 10000h to 13FFFh					
2. Wr 3. Wr 4. Wr	e CSO pin outputs a nen the PM10 bit is nen the PRG2C0 bi nen the PM10 bit is nen the PM10 bit is nen the PRG2C0 bi	set to 0, this a t in the PRG2 set to 0, this a	area is used as e C register is set area is used as e	xternal area; to 1, this area xternal area;	when 1, internal is used as exte when 1, reserve	rnal area; whe d area.	n Ó, internal ROM (progra	m ROM 2).				

Figure 9.6 shows the External Memory Connect Example in 4-Mbyte Mode.

In this example, the \overline{CS} pin of 4-Mbyte ROM is connected to the $\overline{CS0}$ pin of the microcomputer. The 4-Mbyte ROM address input pins AD21, AD20, and AD19 are connected to pins $\overline{CS3}$, $\overline{CS2}$, and $\overline{CS1}$ of the microcomputer, respectively. The address input AD18 pin is connected to the A19 pin of microcomputer. Figures 9.7 to 9.9 show the relationship of addresses between the 4-Mbyte ROM and the microcomputer for the case of a connection example in Figure 9.6.

In microprocessor mode or in memory expansion mode where the PM13 bit in the PM1 register is 0, banks are located every 512 Kbytes. Setting the OFS bit in the DBR register to 1 (offset) allows the accessed address to be offset by 40000h, so that even the data overlapping at a bank boundary can be accessed in succession.

In memory expansion mode where the PM13 bit is 1, each 512-Kbyte bank can be accessed in 256 Kbyte units by switching them over with the OFS bit.

Because the SRAM can be accessed on condition that the chip select signals S2 = "H" and $\overline{S1}$ = "L", $\overline{CS0}$ and $\overline{CS2}$ can be connected to S2 and $\overline{S1}$, respectively. If the SRAM does not have the input pins which accept "H" active and "L" active chip select signals ($\overline{S1}$, S2), $\overline{CS0}$ and $\overline{CS2}$ should be decoded external to the chip.





Figure 9.7 Relationship Between Addresses on 4-Mbyte ROM and Those on Microcomputer (1)

ROM	address	Microcompute	er address					C	utput fr	rom the I	Microc/	ompute	r Pins					
		OFS bit in DBR	OFS bit in DBR	Bank Number	OFS	Access Area	C	S Outpu	ut		Aď	ddress C	Dutput					
	·	register = 0	register = 1				CS3	CS2	CS1	A19	A18	A17	A16	A15 to A0	\square			
1	000000h	bank 0 40000h			0	40000h	0	0	0	0	1	0	0	0000h	000000h			
	Ļ	(256 Kbytes) 7FFFFh		0	Ŭ	7FFFFh	0	0	0	0	1	1	1	FFFFh	03FFFFh			
	040000h		bank 0 40000h		1	40000h	0	0	0	1	0	0	0	0000h	040000h			
	Ļ		(256 Kbytes) 7FFFFh			7FFFFh	0	0	0	1	0	1	1	FFFFh	07FFFFh			
	080000h	bank 1 40000h			0	40000h	0	0	1	0	1	0	0	0000h	080000h			
1	Ļ	(256 Kbytes) 7FFFh		1	Ŭ	7FFFFh	0	0	1	0	1	1	1	FFFFh	0BFFFFh			
	0C0000h		bank 1 40000h	'	1	40000h	0	0	1	1	0	0	0	0000h	0C0000h			
1	L		(256 Kbytes) ZFFFFh		<u> ' </u>	7FFFFh	0	0	1	1	0	1	1	FFFFh	0FFFFFh			
	100000h	bank 2 40000h			0	40000h	0	1	0	0	1	0	0	0000h	100000h			
	L	(256 Kbytes) 7FFFFh			U	7FFFFh	0	1	0	0	1	1	1	FFFFh	13FFFFh			
1	140000h		bank 2 ^{40000h}	2		40000h	0	1	0	1	0	0	0	0000h	140000h			
	L		(256 Kbytes) 7FFFFh		1	7FFFFh	0	1	0	1	0	1	1	FFFFh	17FFFFh			
1	180000h	bank 3 40000h	, 			40000h	0	1	1	0	1	0	0	0000h	180000h			
Data onlv	L	(256 Kbytes) 7FFFFh			0	7FFFFh	0	1	1	0	1	1	1	FFFFh	1BFFFFh			
Jata only	1C0000h		bank 3 40000h	3		40000h	0	1	1	1	0	0	0	0000h	1C0000h			
			(256 Kbytes) 7EFFFh		1	7FFFFh	0	1	1	1	0	1	1	FFFFh	1FFFFFh			
	200000h	bank 4 40000h	bank 4 40000h			40000h	1	0	0	0	1	0	0	0000h	200000h			
		(256 Kbytes) 7FFFFh			0	7FFFFh	1	0	0	0	1	1	1	FFFFh	23FFFFh			
	240000h			4		40000h	1	0	0	1	0	0	0	0000h	240000h			
			(256 Kbytes) 7FFFFh		1	7FFFFh	1	0	0	1	0	1	1	FFFFh	27FFFFh			
	280000h	bank 5 40000h				40000h	1	0	1	0	1	0	0	0000h	280000h			
		(256 Kbytes) 7FFFh			0	7FFFFh	1	0	1	0	1	1	1	FFFFh	2BFFFFh			
	2C0000h		bank 5 ^{40000h}	bank 5 ^{40000h}	bank 5 40000h	bank 5 40000h	5		40000h	1	0	1	1	0	0	0	0000h	2C0000h
		l j	(256 Kbytes) 7FFFFh		1	7FFFFh	1	0	1	1	0	1	1	FFFFh	2FFFFFh			
	300000h	bank 6 40000h	0			40000h	1	1	0	0	1	0	0	0000h	300000h			
		(256 Kbytes) 7FFFFh			0	7FFFFh	1	1	0	0	1	1	1	FFFFh	33FFFFh			
	340000h		bank 6 ^{40000h}	6		40000h	1	1	0	1	0	0	0	0000h	340000h			
		l j	(256 Kbytes) 7FFFFh		1	7FFFFh	1	1	0	1	0	1	1	FFFFh	37FFFFh			
	380000h	bank 7 40000h				40000h	1	1	1	0	1	0	0	0000h	380000h			
Program or data 🔻	/	(256 Kbytes) 7FFFFh				7FFFFh	1	1	1	0	1	1	1	FFFFh	3BFFFFh			
*	3C0000h	+	bank 7 40000h	7	0	80000h	<u>⊢</u> †	ب ا	ب ا	٣Ť		ا ا	<u> </u>	1	Internal ROM ad			
Data only	3FFFFFh		(256 Kbytes)			FFFFFh	\vdash	()	()	\square	1	'	-		Internal ROM ad			
¥-						40000h	1	1	1	1	0	0	0	0000h	3C0000h			
						7FFFFh	1	1	1	1	0	1	1	FFFFh	3FFFFFh			
				7	1	80000h	++	\vdash	\vdash	\vdash	1	Ė	-		Internal ROM ad			
					}	FFFFFh	\vdash			\vdash	(<u> </u>			Internal ROM a			
					L		A21	A20	A19	A18	N.C.	A17	A16	A15 to A0				
				-		_	-				000000000000000	Ibyte RC		· · ·	access are			

Figure 9.8 Relationship Between Addresses on 4-Mbyte ROM and Those on Microcomputer (2)

ROM a	ddress	Microcompu	ter address					0	utput fr	om the	Microc	omputer	r Pins					
		OFS bit in DBR	OFS bit in DBR	Bank Number	OFS	Access Area	C	S Outp	ut		A	ddress (Dutput					
		register = 0	register = 1			7100	CS3	CS2	CS1	A19	A18	A17	A16	A15 to A0				
4	000000h	40000h			0	40000h	0	0	0	0	1	0	0	0000h	000000h			
		bank 0		0	Ľ	BFFFFh	0	0	0	1	0	1	1	FFFFh	07FFFFh			
	040000h	(512 Kbytes)	40000h	ľ	1	40000h	0	0	0	1	0	0	0	0000h	040000h			
		BFFFFh	bank 0			BFFFFh	0	0	1	0	1	1	1	FFFFh	0BFFFFh			
	080000h	40000h	(512 Kbytes)		0	40000h	0	0	1	0	1	0	0	0000h	080000h			
		bank 1	BFFFFh	1	Ŭ	BFFFFh	0	0	1	1	0	1	1	FFFFh	0FFFFFh			
	0C0000h	(512 Kbytes)	40000h	'	1	40000h	0	0	1	1	0	0	0	0000h	0C0000h			
		BFFFFh	bank 1			BFFFFh	0	1	0	0	1	1	1	FFFFh	13FFFFh			
	100000h	40000h	(512 Kbytes)		0	40000h	0	1	0	0	1	0	0	0000h	100000h			
		bank 2	BFFFFh	2	0	BFFFFh	0	1	0	1	0	1	1	FFFFh	17FFFFh			
	140000h	(512 Kbytes)	40000h	2	1	40000h	0	1	0	1	0	0	0	0000h	140000h			
		BFFFFh	bank 2		'	BFFFFh	0	1	1	0	1	1	1	FFFFh	1BFFFFh			
	180000h	40000h	(512 Kbytes)		0	40000h	0	1	1	0	1	0	0	0000h	180000h			
Data only		bank 3	BFFFFh 40000h bank 3 (512 Kbytes)	3		BFFFFh	0	1	1	1	0	1	1	FFFFh	1FFFFFh			
,	1C0000h	(512 Kbytes)				40000h	0	1	1	1	0	0	0	0000h	1C0000h			
		BFFFFh			1	BFFFFh	1	0	0	0	1	1	1	FFFFh	23FFFFh			
	200000h	40000h		(512 Kbytes)			40000h	1	0	0	0	1	0	0	0000h	200000h		
		bank 4	/ BFFFFh		0	BFFFFh	1	0	0	1	0	1	1	FFFFh	27FFFFh			
	240000h	(512 Kbytes)	40000h	4		40000h	1	0	0	1	0	0	0	0000h	240000h			
		BFFFFh	bank 4		1	BFFFFh	1	0	1	0	1	1	1	FFFFh	2BFFFFh			
	280000h	40000h	(512 Kbytes) BFFFFh 40000h	(512 Kbytes)	(512 Kbytes)	(512 Kbytes)		0	40000h	1	0	1	0	1	0	0	0000h	280000h
		bank 5			0	BFFFFh	1	0	1	1	0	1	1	FFFFh	2FFFFFh			
	2C0000h	(512 Kbytes)				40000h	5		40000h	1	0	1	1	0	0	0	0000h	2C0000h
		BFFFFh	bank 5		1	BFFFFh	1	1	0	0	1	1	1	FFFFh	33FFFFh			
	300000h	40000h	(512 Kbytes)			40000h	1	1	0	0	1	0	0	0000h	300000h			
		bank 6	BFFFFh		0	BFFFFh	1	1	0	1	0	1	1	FFFFh	37FFFFh			
	340000h	(512 Kbytes)	40000h	6		40000h	1	1	0	1	0	0	0	0000h	340000h			
	,	BFFFFh	bank 6		1	BFFFFh	1	1	1	0	1	1	1	FFFFh	3BFFFFh			
Program	380000h	bank 7 40000h	(512 Kbytes)			40000h	1	1	1	0	1	0	0	0000h	380000h			
or data	,	(512 Kbytes) 7FFFFh) BFFFFh			7FFFFh	1	1	1	0	1	1	1	FFFFh	3BFFFFh			
Program	3C0000h	C0000h		_		80000h	1	1	1	1	0	0	0	0000h	3C0000h			
or data	3FFFFFh	/ FFFFh		7	0	BFFFFh	1	1	1	1	0	1	1	FFFFh	3FFFFFh			
X						C0000h	1	1	1	1	1	0	0	0000h	3C0000h			
						FFFFFh	1	1	1	1	1	1	1	FFFFh	3FFFFFh			
						\sim	A21	A20	A19	A18	N.C.	A17	A16	A15 to A0	4-Mbyte RO			

Figure 9.9 Relationship Between Addresses on 4-Mbyte ROM and Those on Microcomputer (3)

10. Clock Generation Circuit

10.1 Type of the Clock Generation Circuit

4 circuits are incorporated to generate the system clock signal:

- Main clock oscillation circuit
- Sub clock oscillation circuit
- 125 kHz on-chip oscillator
- PLL frequency synthesizer

Table 10.1 lists the Clock Generation Circuit Specifications. Figure 10.1 shows the System Clock Generation Circuit.

Figures 10.2 to 10.6 show the clock-related registers.

Item	Main Clock	Sub Clock	125 kHz On-Chip	PLL Frequency
nem	Oscillation Circuit	Oscillation Circuit	Oscillator	Synthesizer
Use of Clock	CPU clock source Peripheral function clock source	CPU clock source Clock source of timer A and B.	CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating	CPU clock source Peripheral function clock source
Clock Frequency	0 to 20 MHz	32.768 kHz	125 kHz	10 to 25 MHz
Usable Oscillator	Ceramic oscillator Crystal oscillator	Crystal oscillator	-	_ (1)
Pins to Connect Oscillator	XIN, XOUT	XCIN, XCOUT	-	- (1)
Oscillation Stop, Restart Function	Presence	Presence	Presence	Presence
Oscillator Status After Reset	Oscillating	Stopped	Oscillating	Stopped
Other	Externally derived clo	ock can be input	-	_ (1)

Table 10.1 Clock Generation Circuit Specifications

Note:

1. The PLL frequency synthesizer uses the main clock oscillation circuit as a reference clock source. The items above are based on those of the main clock oscillation circuit.



Figure 10.1 System Clock Generation Circuit

ystem Clock Co	ontrol Re	egister 0 ⁽¹⁾		
7 b6 b5 b4 b3 b2 b1 b0	Symbol CM0	Addre: 0006ł		
	Bit Symbol	Bit Name	Function	RW
	CM00	Clock output function select bit (valid only in single-chip	b1 b0 0 0 : I/O port P5_7 0 1 : Output fC	RW
	CM01	mode)	1 0 : Output f8 1 1 : Output f32	
	CM02	WAIT mode peripheral function clock stop bit ⁽¹⁰⁾	 0 : Peripheral function clock f1 does not stop in wait mode 1 : Peripheral function clock f1 stops in wait mode ⁽⁸⁾ 	RW
	CM03	XCIN-XCOUT drive capacity select bit $^{(2)}$	0 : Low 1 : High	RW
	CM04	Port XC select bit ⁽²⁾	0 : I/O ports P8_6, P8_7 1 : XCIN-XCOUT oscillation function ⁽⁹⁾	RW
	CM05	Main clock stop bit (3, 4, 10, 12, 13)	0 : On 1 : Off ⁽⁵⁾	RW
	CM06	Main clock division select bit 0 ^(7, 13, 14)	0 : CM16 and CM17 enabled 1 : Division-by-8 mode	RW
	CM07	System clock select bit (6, 10, 11, 12)	0 : Main clock, PLL clock, or 125 kHz on- chip oscillator clock 1 : Sub clock	RW

Notes:

- 1. Rewrite this register after setting the PRC0 bit in the PRCR register to 1 (write enabled).
- 2. The CM03 bit is set to 1 (high) while the CM04 bit is set to 0 (I/O port) or when entering stop mode.
- 3. This bit is provided to stop the main clock when the low power consumption mode or 125 kHz on-chip oscillator low power dissipation mode is selected. This bit cannot be used for detection as to whether the main clock stops or not. To stop the main clock, set bits as follows:
 - (a) Set the CM07 bit to 1 (sub clock selected) with the sub-clock stably oscillates, or set the CM21 bit in the CM2 register to 1 (125 kHz on-chip oscillator selected).
 - (b) Set the CM20 bit in the CM2 register to 0 (oscillation stop, re-oscillation detection function disabled).
 - (c) Set the CM05 bit to 1 (stop).
- 4. During external clock input, set the CM05 bit to 0 (oscillate).
- 5. When the CM05 bit is set to 1, the XOUT pin is held ìHî. Because the internal feedback resistor remains connected, the XIN pin is pulled ìHî to the same level as XOUT via the feedback resistor.
- After setting the CM04 bit to 1 (XCIN-XCOUT oscillator function), wait until the sub-clock oscillates stably before switching the CM07 bit from 0 to 1 (sub clock).
- 7. When entering stop mode, the CM06 bit is set to 1 (divide-by-8 mode).
- 8. The fC32 and fOCO-S clocks, which are clock sources of time A and B, do not stop.
- 9. To use a sub-clock, set this bit to 1. Also make sure ports P8_6 and P8_7 are directed for input, with no pullups.
- 10. When the PM21 bit in the PM2 register is set to 1 (disable clock modification), the value remains unchanged even if writing to bits CM02, CM05, and CM07.
- 11. When setting the PM21 bit to 1, set the CM07 bit to 0 (main clock) before setting the PM21 bit to 1.
- 12. To use the main clock as the clock source for the CPU clock, set bits as follows.
 - (a) Set the CM05 bit to 0 (oscillate).
 - (b) Wait the main clock oscillation stabilizes.
 - (c) Set bits CM11, CM21, and CM07 to 0.
- 13. When the CM07 bit is set to 1 (sub clock) and the CM05 bit is set to 1 (main clock stops), the CM06 bit is fixed to 1 (divide-by-8 mode) and the CM15 bit is fixed to 1 (drive capacity high).
- 14. To return from 125 kHz on-chip oscillator mode to high-speed or middle-speed mode, set bits CM06 and CM15 to 1.

Figure 10.2 CM0 Register

b5 b4 b3 b2 b1 b0 0 0 0 0	Symbol CM1	Addre 0007		After Reset 00100000b
	Bit Symbol	Bit Name	Function	RW
	CM10	All clock stop control bit ^(4, 6)	0 : Clock on 1 : All clocks off (stop mode)	RW
	CM11	System clock select bit 1 (6, 7)	0 : Main clock 1 : PLL clock ⁽⁵⁾	RW
<u> </u>	 (b3-b2)	Reserved bits	Set to 0	RW
	CM14	125 kHz on-chip oscillator stop bit ^(8, 9)	0 : 125 kHz on-chip oscillator on 1 : 125 kHz on-chip oscillator off	RW
	CM15	XIN-XOUT drive capacity select bit ⁽²⁾	0 : Low 1 : High	RW
	CM16	Main clock division select bit 1	b7 b6 0 0 : No division mode 0 1 : Divide-by-2 mode	RW
	CM17	(3)	1 0 : Divide-by-4 mode 1 1 : Divide-by-16 mode	
 When enter (drive cap This bit is value 	ing stop mod acity high). alid when the bit is set to 1 COUT are in	CM06 bit is set to 0 (bits CM16 (stop mode), XOUT is held "H" high-impedance state. When the	in clock stops) in low speed mode and CM17 enabled). and the internal feedback resistor e CM11 bit is set to 1 (PLL clock), n enabled), do not set the CM10 b	is disconnected. or the CM20 bit in
XCIN and X CM2 registe 5. After setting	· · · · · · · · · · · · · · · · · · ·	bit in the PLC0 register to 1 (PLL)	operation), wait isu (PLL) elapses	s before setting the

Figure 10.3 CM1 Register

6 b5 b4 b3 b2 b1 b0	Symbol CM2	Address After Res 000Ch 0X00001			
	Bit Symbol	Bit Name	Function	RW	
	CM20	Oscillation stop and re-oscillation detection enable bit ^(7, 9, 10,11)	 0: Oscillation stop and re-oscillation detection function disabled 1: Oscillation stop and re-oscillation detection function enabled 	RW	
	CM21	System clock select bit 2 (2, 3, 6, 8, 11, 12)	0: Main clock or PLL clock 1: 125 kHz on-chip oscillator clock	RW	
· · · · · · · · · · · · · · · · · · ·	CM22	Oscillation stop and re-oscillation detection flag ⁽⁴⁾	0: Main clock stops and re-oscillation not detected1: Main clock stops and re-oscillation detected	RW	
	CM23	XIN monitor flag ⁽⁵⁾	0: Main clock oscillates 1: Main clock stops	RO	
	 (b5-b4)	Reserved bits	Set to 0	RW	
(b6)		No register bit. If necessary, set to 0. Read as undefined value		_	
	CM27	Operation select bit (when an oscillation stops and re-oscillation is detected) ⁽¹¹⁾	0: Oscillation stop detection reset 1: Oscillation stop, re-oscillation detection interrupt	RW	

Notes :

- 1. Rewrite this register after setting the PRC0 bit in the PRCR register to 1 (write enabled).
- 2. When the CM20 bit is set to 1 (oscillation stop and re-oscillation detection function enabled), the CM27 bit is set to 1 (oscillation stop and re-oscillation detection interrupt), and the CPU clock source is the main clock, the CM21 bit is set to 1 (125 kHz on-chip oscillator clock) if the main clock stop is detected.
- 3. If the CM20 bit is set to 1 and the CM23 bit is set to 1 (main clock stops), do not set the CM21 bit to 0.
- 4. This bit is set to 1 when the main clock stop is detected and the main clock re-oscillation is detected. When this flag changes state from 0 to 1, an oscillation stop or a re-oscillation detection interrupt is generated. Use this bit in an interrupt routine to determine the factors of interrupts between the oscillation stop, re-oscillation etection interrupt and the watchdog timer interrupt. This bit is set to 0 by writing 0 in a program. (This bit remains unchanged even if a 1 is written. Nor is it set to 0 when an oscillation stop or a re-oscillation detection interrupt request is acknowledged.) When the CM22 bit is set to 1 and an oscillation stop or a re-oscillation is detected, an oscillation stop or a re-oscillation detection interrupt is not generated.
- 5. Determine the main clock status by reading the CM23 bit several times in an oscillation stop or a re-oscillation detection interrupt routine.
- 6. This bit is valid when the CM07 bit in the CM0 register is set to 0.
- 7. When the PM21 bit in the PM2 register is set to 1 (disable clock modification), the value remains unchanged even if writing to the CM20 bit.
- 8. When the CM20 bit is set to 1 (oscillation stop and re-oscillation detection function enabled), the CM27 bit is 1 (oscillation stop and re-oscillation detection interrupt), and the CM11 bit is set to 1 (PLL clock is selected as the CPU clock source), the CM21 bit remains unchanged even if a main clock stop is detected. When the CM22 bit is set to 0 under these conditions, an oscillation stop, a re-oscillation detection interrupt request is generated at main clock stop detection. Set the CM21 bit to 1 (125 kHz on-chip oscillator clock) in the interrupt routine.
- 9. Set the CM20 bit to 0 (disabled) before entering stop mode. Exit stop mode before setting the CM20 bit back to 1 (enabled).
- 10. Set the CM20 bit in the CM2 register to 0 (disabled) before setting the CM05 bit in the CM0 register to 1 (main clock stops).
- 11. Bits CM20, CM21, and CM27 remain unchanged at the oscillation stop detection reset.
- 12. When the CM21 bit is set to 0 (main clock or PLL clock) and the CM05 bit is set to 1 (main clock stops), the CM06 bit is fixed to 1 (divide-by-8 mode) and the CM15 bit is fixed to 1 (drive capacity high).

Figure 10.4 CM2 Register

Image: Note of the second s	Peripheral Clock	Select	Register ⁽¹⁾		
PCLK0 Timers A and B clock select bit (clock source for Timers A, B, and the dead time timer 0.:72TIMAB 1:11TIMAB RW PCLK1 PCLK0 Clock select bit (clock source for UART0 to UART2, UART5 to UART7, SI/ (b7-b2) 0.:72SIO RW PCLK1 Clock source for UART0 to UART2, UART5 to UART7, SI/ (b7-b2) 0.:72SIO RW Processor Mode Register 2 (1) Set to 0. Read as undefined value RW PM2 001Eh XX000X01b UPM0 Is bit bit bit bit bit bit bit bit Specifying wait when accessing SFR at PLL (b2, 4) 0: 2 waits RW RW PM2 Specifying wait when accessing SFR at PLL (b2) 0: Clock is protected by PRCR register (b2) RW PM2 Specifying wait when accessing SFR at PLL (b2) 0: RW RW PM2 Specifying wait when accessing SFR at PLL (b2) 0: Clock is protected by PRCR register (b2) RW PM2 Specifying wait when accessing SFR at PLL (b2) 0: RWI interrupt disabled RW PM2 Specifying wait when accessing SFR at PLL (b2) 0: RWI interrupt disabled RW PM2 Specifying wait when accessing SFR at PLL (b2) 0: RWI interrupt disabled RW PM2 Specifying wait when accessing SFR at PLL (b2) 0: RWI inter		•			
Image: Set 4:S is 2 in 100 PCLK0 (dock source for Timers A, B, B, St. TimMAB RW Image: Set 4:S is 2 in 100 PCLK1 (SI/O clock select bit (obc, and Si/O b) 0: (2SI/O (0.3, and Si/O b) 0: (2SI/O (0.3, and Si/O b) RW Image: Set 4:S is 2 in 100 PCLK1 (SI/O clock select bit (obc, and Si/O b) Set to 0. Read as undefined value RW Image: Set 4:S is 2 in 100 Symbol Address After Reset XX000X01b Image: Set 4:S is 2 in 100 Symbol Address After Reset XX000X01b Image: Set 4:S is 2 in 100 Symbol Address After Reset XX000X01b Image: Set 4:S is 2 in 100 Symbol Address After Reset XX000X01b Image: Set 4:S is 2 in 100 Symbol Address After Reset XX000X01b Image: Set 4:S is 2 in 100 Symbol Address After Reset XX000X01b Image: Set 4:S is 2 in 100 Symbol Address After Reset XX000X01b Image: Set 4:S is 2 in 100 Symbol Address After Reset XX000X01b Image: Set 5:Set 5:		Bit Symbol	Bit Name	Function	RW
PCLK1 (clock source for UART0 to O3, and SI/O4) 0: 1: 15IO RW O3, and SI/O4) 0: 1: 15IO RW O3, and SI/O4) Reserved bits Set to 0. Read as undefined value RW Processor Mode Register 2 ⁽¹⁾ Mode Register 2 ⁽¹⁾ Address Atter Reset VI 04 05 04 03 05 04 00 04 00 04 00 00 01 01 00 00 01 01 00 00 01 00 00		PCLK0	(clock source for Timers A , B,		RW
Image: I		PCLK1	(clock source for UART0 to UART2, UART5 to UART7, SI/		RW
b7 b6 b5 b4 b3 b2 b1 b0 PM2 Symbol 001Eh Address 001Eh Atter Reset XX000X01b b1 b1 ymbol Bit Symbol Bit Name Function RW b1 b2 b1 b4 b3 b2 b1 b0 Specifying wait when operation (2) 0 : 2 waits RW b1 b2 b1 b4 b3 b2 b1 b0 Specifying wait when operation (2) 0 : 2 waits RW b1 b2 b1 b4 b3 b2 b1 b0 Specifying wait when operation (2) 0 : 2 waits RW b1 b2 b1 b4 b3 b2 b1 b0 System clock protection bit (2) 1 : 1 wait RW b1 b1 b1 b1 System clock protection bit (2) No register bit. If necessary, set to 0. Read as undefined value		 (b7-b2)	Reserved bits	Set to 0. Read as undefined value	RW
PM2 O01Eh XX000X01b Image: Pm2 001Eh XX000X01b Image: Pm2 001Eh XX000X01b Image: Pm2 Specifying wait when accessing SFR at PLL operation (?) 0 : 2 waits 1 : 1 wait RW Image: Pm2 System clock protection bit in the image: Pm20 operation (?) 0 : Clock is protected by PRCR register RW RW Image: Pm2 No register bit. If necessary, set to 0. Read as undefined value - - Image: Pm24 No register bit. If necessary, set to 0. Read as undefined value - Image: Pm25 D4INT/IC clock provide in the pm20 in the rup tenabled if (%) 1 : provide disabled RW Image: Pm25 D4INT/IC clock provide in the PLCO register to 1 (write enabled) RW - Image: Pm20 bit becomes effective when the PLCOT bit in the PLCO register is set to 1 (PLL on). Change the PM20 bit becomes effective when the PLCOT bit in the PLCO register is set to 1 (PLL on). Change the PM20 bit when the PLCOT bit is set to 0 (PLL off). Image: Operation in CMO register (main clock does not stop) CMO2 bit in CMO register (main clock does not stop) CMO2 bit in CMO register (clock source for the CPU clock does not change) CM10 bit in CM1 register (clock source for the CPU clock does not change) CM10 bit in CM1 register (clock source for the CPU clock does not change) C	Processor Mode I	Register	· 2 ⁽¹⁾		
Notes: No register after setting the PRC1 bit in the PRCR register to 1 (write enabled) RW 1 Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled) RW 1 Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled). RW 1 The PM20 bit becomes effective when the PLC07 bit in CM0 register (clock source for the CPU clock does not change) CM02 bit in CM0 register (clock source for the CPU clock does not change) CM10 bi		Symbol	Addre	ss /	After Reset
Notes: 1. Wite to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled). RW 1. Wite to this register after setting the PRC1 bit in the PRCR register (b7-b6) No register bits. If necessary, set to 0. Read as undefined value		PM2	001E	h >	KX000X01b
Notes: 1. PM20 accessing SFR at PLL 0: 2. Walls RW 1:1 wait 1:1 wait RW 1:1 wait 0: Clock is protected by PRCR register RW 1:1 (5.4) 0: Clock is protected by PRCR register RW 1:1 (5.4) 0: Clock modification disabled RW 1:1 (5.4) No register bit. If necessary, set to 0. Read as undefined value 1:503 Reserved bit Set to 0 RW 1:1 WM1 NMI interrupt enable bit (3) 0: NMI interrupt disabled RW 1:1 W125 D4INT/KC clock provide enable bit (3) 0: provide enabled 1: provide disabled RW 1:1 Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled). RW 1:1 Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled). RW 1:1 Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled). RW 1:1 Write to this register after setting the PRC1 bit in the PLC0 register is set to 1 (PLL on). Change the PM20 bit when the PLC07 bit is set to 0 in a program. 1:1 The PM20 bit when the PLC07 bit is set		Bit Symbol	Bit Name	Function	RW
Notes: 1: Clock modification disabled RW Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled). RW Noregister bits. If necessary, set to 0. Read as undefined value		PM20	accessing SFR at PLL		RW
Image: transmission of the transmis		PM21	System clock protection bit (3, 4)		gister RW
(b3) (b3) (b3) PM24 NMI interrupt enable bit (3) 0: NMI interrupt disabled 1: NMI interrupt enabled RW PM25 D4INT/fC clock provide enable bit (5) 0: provide enabled 1: provide disabled RW		(b2)	No register bit. If necessary, set to 0. Read as undefined value		_
Image: Product and provide in the provide in the provide in the provide of the provide in the provide is provide in the provide in the provide is provide is provide in the provide is provide is provide in the provide is provide is provide is provide in the provide is provide is provide is provide in the provide is provide is provide is provide it provide in the provide is provide is provide it provide provide it provide provide it provide it provide it provide it pr		(b3)	Reserved bit	Set to 0	RW
PM25 enable bit ⁽⁵⁾ 1 : provide disabled RW		PM24	$\overline{\rm NMI}$ interrupt enable bit $^{(3)}$		RW
 Notes: 1. Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled). 2. The PM20 bit becomes effective when the PLC07 bit in the PLC0 register is set to 1 (PLL on). Change the PM20 bit when the PLC07 bit is set to 0 (PLL off). 3. Once this bit is set to 1, it cannot be cleared to 0 in a program. 4. If the PM21 bit is set to 1, writing to the following bits has no effect: CM02 bit in CM0 register CM05 bit in CM0 register (main clock does not stop) CM07 bit in CM0 register (clock source for the CPU clock does not change) CM10 bit in CM1 register (stop mode is not entered) CM10 bit in CM1 register (clock source for the CPU clock does not change) CM20 bit in CM2 register (oscillation stop and re-oscillation detection function settings do not change) All bits in PLC0 register (PLL frequency synthesizer settings do not change) Be aware that the WAIT instruction cannot be executed when the PM21 bit is set to 1. 		PN/25	•	1 · ·	RW
 Write to this register after setting the PRC1 bit in the PRCR register to 1 (write enabled). The PM20 bit becomes effective when the PLC07 bit in the PLC0 register is set to 1 (PLL on). Change the PM20 bit when the PLC07 bit is set to 0 (PLL off). Once this bit is set to 1, it cannot be cleared to 0 in a program. If the PM21 bit is set to 1, writing to the following bits has no effect: CM02 bit in CM0 register CM05 bit in CM0 register (main clock does not stop) CM07 bit in CM1 register (stop mode is not entered) CM11 bit in CM1 register (clock source for the CPU clock does not change) CM20 bit in CM2 register (oscillation stop and re-oscillation detection function settings do not change) All bits in PLC0 register (PLL frequency synthesizer settings do not change) 		 (b7-b6)	No register bits. If necessary, s	et to 0. Read as undefined value	_
	 The PM20 bit becc PM20 bit when the Once this bit is set If the PM21 bit is s CM02 bit in CM CM05 bit in CM CM07 bit in CM CM10 bit in CM CM10 bit in CM CM20 bit in CM CM20 bit in CM CM20 bit in CM CM20 bit in CM All bits in PLC0 Be aware that the M 	Dimes effect PLC07 bit to 1, it car et to 1, wri 10 register 10 register 11 register 11 register 12 register (F WAIT instru-	tive when the PLC07 bit in t is set to 0 (PLL off). anot be cleared to 0 in a pro- ting to the following bits has (main clock does not stop) (clock source for the CPU c (stop mode is not entered) (clock source for the CPU c (oscillation stop and re-osci PLL frequency synthesizer s uction cannot be executed v	the PLC0 register is set to 1 (F gram. no effect: lock does not change) lock does not change) llation detection function setting ettings do not change) when the PM21 bit is set to 1.	PLL on). Change th
	<u> </u>			· · · · · · · · · · · · · · · · · · ·	

b6 b5 b4 b3 b2 b1 b0	Symbol PLC0			After Reset 0X01X010b
	Bit Symbol	Bit Name	Function	RW
	PLC00		b2 b1 b0 0 0 0:Do not set 0 0 1:Multiply by 2	RW
	PLC01	PLL multiplying factor select bit ⁽³⁾	0 1 0 : Multiply by 4 0 1 1 : Multiply by 6 1 0 0 : Multiply by 8 1 0 1 : 1 1 0 : 1 1 0 : 1 1 1 : Do not set	RW
	PLC02			RW
	 (b3)	Reserved bit	Read as undefined value	RO
	PLC04	Reference frequency counter set bit ⁽³⁾	b5 b4 0 0 : No division 0 1 : Divide-by-2 1 0 : Divide-by-4 1 1 : Do not set	RW
	PLC05			RW
L	 (b6)	No register bit. If necessary, set to 0. Read as undefined value		-
	PLC07	Operation enable bit ⁽⁴⁾	0 : PLL off 1 : PLL on	RW

Notes :

1. Write to this register after setting the PRC0 bit in the PRCR register to 1 (write enabled).

2. When the PM21 bit in the PM2 register is 1 (clock modification disabled), the values of this register do not change even if writing to this register.

3. Bits PLC00 to PLC02, PLC04, and PLC5 can only be modified when the PLC07 bit is set to 0 (PLL turned off).

4. Before setting the PLC07 bit to 1, set the CM05 bit to 0 (main clock oscillation).

Figure 10.6 PLC0 Register

The following describes the clocks generated by the clock generation circuit.

10.1.1 Main Clock

This clock is provided by the main clock oscillation circuit and used as the clock source for the CPU and peripheral function clocks. The main clock oscillation circuit is configured by connecting a resonator between pins XIN and XOUT. The main clock oscillation circuit contains a feedback resistor, which is disconnected from the oscillation circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillation circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 10.7 shows the Examples of Main Clock Connection Circuit.

The power consumption in the chip can be reduced by setting the CM05 bit in the CM0 register to 1 (main clock oscillation circuit turned off) after switching the clock source for the CPU clock to a sub clock or 125 kHz on-chip oscillation clock. In this case, XOUT goes "H". Furthermore, because the internal feedback resistor remains on, XIN is pulled "H" to XOUT via the feedback resistor.

During stop mode, all clocks including the main clock are turned off. Refer to **10.4** "**Power Control**" for details.



Figure 10.7 Examples of Main Clock Connection Circuit

10.1.2 Sub Clock

The sub clock is generated by the sub clock oscillation circuit. This clock is used as the clock source for the CPU clock, as well as the timer A and timer B count sources. In addition, an fC clock with the same frequency as that of the sub clock can be output from the CLKOUT pin.

The sub clock oscillation circuit is configured by connecting a crystal resonator between pins XCIN and XCOUT. The sub clock oscillation circuit contains a feedback resistor, which is disconnected from the oscillation circuit during stop mode in order to reduce the amount of power consumed in the chip. The sub clock oscillation circuit may also be configured by feeding an externally generated clock to the XCIN pin.

Figure 10.8 shows the Examples of Sub Clock Connection Circuit.

After reset, the sub clock is turned off. At this time, the feedback resistor is disconnected from the oscillation circuit.

To use the sub clock for the CPU clock, set the CM07 bit in the CM0 register to 1 (sub clock) after the sub clock becomes oscillating stably.

During stop mode, all clocks including the sub clock are turned off. Refer to **10.4** "**Power Control**" for details.



Figure 10.8 Examples of Sub Clock Connection Circuit

10.1.3 125 kHz On-Chip Oscillator Clock (fOCO-S)

This clock, approximately 125 kHz, is supplied by 125 kHz on-chip oscillator. This clock is used as the clock source for the CPU and peripheral function clocks. In addition, if the CSPRO bit in the CSPR register is 1 (count source protection mode enabled), this clock is used as the count source for the watchdog timer (Refer to **13.2** "**Count Source Protection Mode Enabled**").

After reset, the 125 kHz on-chip oscillator divided by 8 provides the CPU clock. It stops when the CM14 bit in the CM1 register is set to 0 (125 kHz on-chip oscillator stops). If the main clock stops oscillating when the CM20 bit in the CM2 register is 1 (oscillation stop, re-oscillation detection function enabled) and the CM27 bit is 1 (oscillation stop, re-oscillation detection interrupt), the 125 kHz on-chip oscillator automatically starts operating and supplying the necessary clock for the microcomputer.

10.1.4 PLL Clock

The PLL clock is generated by the PLL frequency synthesizer. This clock is used as the clock source for the CPU and peripheral function clocks. After reset, the PLL frequency synthesizer is turned off. The PLL frequency synthesizer is activated by setting the PLC07 bit to 1 (PLL operation). When the PLL clock is used as the clock source for the CPU clock, wait for tsu (PLL) until the PLL clock to be stable, and then set the CM11 bit in the CM1 register to 1.

Before entering wait mode or stop mode, be sure to set the CM11 bit to 0 (CPU clock source is the main clock). Furthermore, before entering stop mode, be sure to set the PLC07 bit in the PLC0 register to 0 (PLL stops). Figure 10.10 shows the Procedure to Use PLL Clock as CPU Clock Source.

The PLL clock is the main clock divided by the selected values of bits PLC05 and PLC04 in the PLC0 register, and then multiplied by the selected values of bits PLC02 to PLC00. Set bits PLC05 and PLC04 to fit divided frequency between 2 MHz and 5 MHz. Figure 10.9 shows the Relation between the Main Clock and the PLL Clock.



Figure 10.9 Relation between the Main Clock and the PLL Clock

Table 10.2 shows the Example for Setting PLL Clock Frequencies.

Main Clock	Setting	PLL Clock	
	Bits PLC05 and PLC04	Bits PLC02 to PLC00	
10 MHz	01b (divided by 2)	010b (multiplied by 4)	20 MHz
5 MHz	00b (not divided)	010b (multiplied by 4)	
12 MHz	10b (divided by 4)	100b (multiplied by 8)	24 MHz
6 MHz	01b (divided by 2)	100b (multiplied by 8)	

Table 10.2 Example for Setting PLL Clock Frequencies



Figure 10.10 Procedure to Use PLL Clock as CPU Clock Source
10.2 CPU Clock and Peripheral Function Clock

Two types of clock exists: CPU clock to operate the CPU Peripheral function clocks to operate the peripheral functions.

10.2.1 CPU Clock and BCLK

These are operating clocks for the CPU and watchdog timer.

The main clock, sub clock, 125 kHz on-chip oscillator clock, or the PLL clock can be selected as the clock source for the CPU clock.

When the main clock, PLL clock, or 125 kHz on-chip oscillator clock is selected as the clock source for the CPU clock, the selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in the CM0 register and bits CM17 and CM16 in the CM1 register to select a divide-by-n value.

After reset, the 125 kHz on-chip oscillator clock divided by 8 provides the CPU clock.

During memory expansion or microprocessor mode, a BCLK signal with the same frequency as the CPU clock can be output from the BCLK pin by setting the PM07 bit in the PM0 register to 0 (output enabled).

Note that when entering stop mode or when the CM05 bit in the CM0 register is set to 1 (stop) in low-speed mode, the CM06 bit in the CM0 register is set to 1 (divide-by-8 mode).

10.2.2 Peripheral Function Clock (f1, fC32)

These are operating clocks for the peripheral functions.

f1 is produced from the main clock, the PLL clock, or the 125 kHz on-chip oscillator clock, and is used for timers A and B, UART0 to UART2, UART5 to UART7, SI/O3, SI/O4, and A/D converter.

When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to 1 (peripheral function clock f1 turned off during wait mode), or when the microcomputer is in low power consumption mode, the f1 clock is turned off.

The fC32 clock is produced from the sub clock, and is used for timers A and B. This clock can be used when the sub clock is on.

fOCO-S is used for timers A and B. fOCO-S can be used when the CM14 bit in the CM1 register is set to 0 (125 kHz on-chip oscillator oscillates).

Figure 10.11 shows the Peripheral Function Clock.



Figure 10.11 Peripheral Function Clock

10.3 Clock Output Function

During single-chip mode, the f8, f32, or fC clock can be output from the CLKOUT pin. Use bits CM01 and CM00 in the CM0 register to select.

10.4 Power Control

Normal operating mode, wait mode, and stop mode are provided as the power consumption control. All mode states, except wait mode and stop mode, are called normal operating mode in this document.

10.4.1 Normal Operating Mode

Normal operating mode is further classified into seven modes.

In normal operating mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock, sub clock, or PLL clock, allow a sufficient wait time in a program until it becomes oscillating stably.

When the CPU clock source is changed from the 125 kHz on-chip oscillator to the main clock, change the operating mode to the medium speed mode (divided by 8 mode) after the clock was divided by 8 (the CM06 bit in the CM0 register was set to 1) in the 125 kHz on-chip oscillator mode.

10.4.1.1 High-speed Mode

The main clock divided by 1 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B.

10.4.1.2 PLL Operating Mode

The PLL clock serves as the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B. If fOCO-S is oscillating, fOCO-S can be used as the count source for timers A and B. PLL operating mode can be entered from high-speed mode or medium-speed mode. If PLL operating mode is to be changed to wait or stop mode, first go to high-speed mode or medium-speed mode before changing.

10.4.1.3 Medium-Speed Mode

The main clock divided by 2, 4, 8, or 16 provides the CPU clock. If the sub clock is on, fC32 can be used as the count source for timers A and B. If fOCO-S is oscillating, fOCO-S can be used as the count source for timers A and B.

10.4.1.4 Low-Speed Mode

The sub clock provides the CPU clock. The main clock is used as the clock source for the peripheral function clock when the CM21 bit in the CM2 register is set to 0 (main clock or PLL clock), and the 125 kHz on-chip oscillator clock is used when the CM21 bit is set to 1 (125 kHz on-chip oscillator clock).

The fC32 clock can be used as the count source for timers A and B.

10.4.1.5 Low Power Consumption Mode

In this mode, the main clock is turned off after being placed in low speed mode. The sub clock provides the CPU clock. The fC32 clock can be used as the count source for timers A and B. If fOCO-S is oscillating, fOCO-S can be used as the count source for timers A and B.

Simultaneously when this mode is selected, the CM06 bit in the CM0 register becomes 1 (divided by

8 mode). In the low power consumption mode, do not change the CM06 bit. Consequently, the medium-speed (divided by 8) mode is to be selected when the main clock is operated next.

10.4.1.6 125 kHz On-Chip Oscillator Mode

The 125 kHz on-chip oscillator clock divided by 1 (undivided), 2, 4, 8, or 16 provides the CPU clock. The 125 kHz on-chip oscillator clock is also the clock source for the peripheral function clocks. If the sub clock is on, fC32 can be used as the count source for timers A and B. When the operating mode is returned to the high- and medium-speed modes, set the CM06 bit in the CM0 register to 1 (divided by 8 mode).

10.4.1.7 125 kHz On-Chip Oscillator Low Power Consumption Mode

The main clock is turned off after being placed in 125 kHz on-chip oscillator mode. The CPU clock can be selected as in the 125 kHz on-chip oscillator mode. The 125 kHz on-chip oscillator clock is the clock source for the peripheral function clocks. If the sub clock is on, fC32 can be used as the count source for timers A and B.

Mode		CM2 Register		CM1 Re	egister	CM0 Register			
		CM21	CM11	CM14	CM17, CM16	CM07	CM06	CM05	CM04
PLL	divided by 1	0	1	-	00b	0	0	0	-
Operating	divided by 2	0	1	-	01b	0	0	0	-
Mode	divided by 4	0	1	-	10b	0	0	0	-
	divided by 8	0	1	-	-	0	1	0	-
	divided by 16	0	1	-	11b	0	0	0	-
High-Speed Me	ode	0	0	-	00b	0	0	0	-
Medium-	divided by 2	0	0	-	01b	0	0	0	-
Speed Mode	divided by 4	0	0	-	10b	0	0	0	-
	divided by 8	0	0	-	-	0	1	0	-
	divided by 16	0	0	-	11b	0	0	0	-
Low-Speed Mo	de	-	0	-	-	1	-	0	1
Low Power Co Mode	nsumption	0	0	-	-	1	1 (1)	1 (1)	1
125 kHz	divided by 1	1	0	0	00b	0	0	0	-
On-chip Oscil-	divided by 2	1	0	0	01b	0	0	0	-
lator Mode	divided by 4	1	0	0	10b	0	0	0	-
	divided by 8	1	0	0	-	0	1	0	-
	divided by 16	1	0	0	11b	0	0	0	-
125 kHz On-Chip Oscillator Low Power Consumption Mode - indicates that either 0 or 1 is		1	0	0	(2)	0	(2)	1	-

Table 10.3 Setting Clock Related Bit and Modes

- indicates that either 0 or 1 is set.

- 1. When the CM05 bit is set to 1 (main clock turned off) in low-speed mode, the mode goes to low power consumption mode and the CM06 bit is set to 1 (divided by 8 mode) simultaneously.
- 2. The divide-by-n value can be selected the same way as in 125 kHz on-chip oscillator mode.

10.4.2 Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU and the watchdog timer because they are operated by the CPU clock. However, if the CSPRO bit in the CSPR register is 1 (count source protection enabled), the watchdog timer remains active. Because the main clock, sub clock, and 125 kHz on-chip oscillator clock all are on, the peripheral functions using these clocks keep operating.

10.4.2.1 Peripheral Function Clock Stop Function

If the CM02 bit in the CM0 register is 1 (peripheral function clock f1 turned off during wait mode), the f1 clock is turned off while in wait mode, with the power consumption reduced that much. However, fC32 and fOCO-S (clock source of Timers A and B) remain on for the CM02 bit.

10.4.2.2 Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

When the CM11 bit = 1 (CPU clock source is the PLL clock), be sure to clear the CM11 bit in the CM1 register to 0 (CPU clock source is the main clock) before going to wait mode. The power consumption of the chip can be reduced by clearing the PLC07 bit in the PLC0 register to 0 (PLL stops).

10.4.2.3 Pin Status during Wait Mode

Table 10.4 lists Pin Status during Wait Mode.

Pin		Memory Expansion Mode Microprocessor Mode	Single-Chip Mode
A0 to A19, D0 to D15, CS0 to CS3, BHE		Retains status just prior to enter- ing wait mode	Cannot be used as a bus control pin
RD, WR, WR	L, WRH	"H"	
HLDA, BCLK		"H"	
ALE		"L"	
I/O ports		Retains status just prior to enter- ing wait mode	Retains status before wait mode
CLKOUT When fC selected		Cannot be used as a CLKOUT pin	Does not stop
	When f8, f32 selected		Does not stop when the CM02 bit is 0. When the CM02 bit is 1, the status immediately prior to entering wait mode is maintained

Table 10.4 Pin Status during Wait Mode

10.4.2.4 Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset, $\overline{\text{NMI}}$ interrupt, low voltage detection interrupt or peripheral function interrupt.

If the microcomputer is to exit wait mode by a hardware reset, $\overline{\text{NMI}}$ interrupt, or low voltage detection interrupt, set the peripheral function interrupt bits ILVL2 to ILVL0 to 000b (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If the CM02 bit is 0 (peripheral function clocks not turned off during wait mode), peripheral function interrupts can be used to exit wait mode. If the CM02 bit is 1 (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions activated by external signals can be used to exit wait mode.

Reset, Interrupt	CM02 = 0	CM02 = 1	
NMI Interrupt	Usable	Usable	
Serial Interface Interrupt	Usable when operating with internal or external clock	Usable when operating with exter- nal clock	
Key Input Interrupt	Usable	Usable	
A/D Conversion Interrupt	Usable in one-shot mode or single sweep mode	Do not use	
Timer A Interrupt Timer B Interrupt	Usable in all modes	Usable in event counter mode or when the count source is fC32	
INT Interrupt	Usable	Usable	
Low Voltage Detection Interrupt	Usable	Usable	
Hardware Reset 1	Usable		
Brown-out Reset Usable (See 6.1 "Brown-out Reset")			
Watchdog Timer Reset Usable when count source protection mode is enabled (CSPRO = 1)			

Table 10.5 Resets and Interrupts to Exit Wait Mode and Use Conditions

Table 10.5 lists the Resets and Interrupts to Exit Wait Mode and Use Conditions.

If the microcomputer is to be moved out of wait mode by a peripheral function interrupt, set up the following before executing the WAIT instruction.

(1) Set bits ILVL2 to ILVL0 in the interrupt control register, for peripheral function interrupts used to exit wait mode.

Bits ILVL2 to ILVL0 in all other interrupt control registers, for peripheral function interrupts not used to exit wait mode, are set to 000b (interrupt disabled).

- (2) Set the I flag to 1.
- (3) Start operating the peripheral functions used to exit wait mode.

When the peripheral function interrupt is used, an interrupt routine is performed after an interrupt request is generated and then the CPU clock is supplied again.

When the microcomputer exits wait mode by the peripheral function interrupt, the CPU clock is the same clock as the CPU clock executing the WAIT instruction.

10.4.3 Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks.

Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to pins VCC1 and VCC2 is VRAM or greater, the internal RAM is retained. When applying 2.7 or less voltage to pins VCC1 and VCC2, make sure VCC1 = VCC2 \geq VRAM.

However, the peripheral functions activated by external signals keep operating. The following resets and interrupts can be used to exit stop mode. Table 10.6 lists Resets and Interrupts to Stop Mode and Use Conditions

Reset, Interrupt	Condition
NMI Interrupt	Usable
Key Input Interrupt	Usable
INT Interrupt	Usable
Timer A Interrupt Timer B Interrupt	Usable when counting external pulses in event counter mode
Serial Interface Interrupt	Usable when external clock is selected
Low Voltage Detection Interrupt	Usable (See 6.2 "Low Voltage Detection Interrupt")
Hardware Reset 1	Usable
Brown-out Reset	Usable when digital filter is disabled (VW0C = 1)

 Table 10.6
 Resets and Interrupts to Stop Mode and Use Conditions

10.4.3.1 Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit in the CM1 register to 1 (all clocks turned off). At the same time, the CM06 bit in the CM0 register is set to 1 (divide-by-8 mode) and the CM15 bit in the CM1 register is set to 1 (main clock oscillator circuit drive capability high). Before entering stop mode, set the CM20 bit in the CM2 register to 0 (oscillation stop, re-oscillation detection function disabled).

Also, if the CM11 bit in the CM1 register is 1 (PLL clock for the CPU clock source), set the CM11 bit to 0 (main clock for the CPU clock source) and the PLC07 bit in the PLC0 register to 0 (PLL turned off) before entering stop mode.

10.4.3.2 Pin Status in Stop Mode

Table 10.7 lists Pin Status in Stop Mode.

Pin	Memory Expansion Mode Microprocessor Mode	Single-Chip Mode	
A0 to A19, D0 to D15, CS0 to CS3, BHE	Retains status just prior to stop mode	Cannot be used as a bus control pin	
RD, WR, WRL, WRH	"H"	7	
HLDA, BCLK	"H"		
ALE	indeterminate		
I/O ports	Retains status just prior to stop mode	Retains status just prior to stop mode	
CLKOUT	Cannot be used as a CLKOUT pin	"H"	

Table 10.7Pin Status in Stop Mode

10.4.3.3 Exiting Stop Mode

Stop mode is exited by a hardware reset, $\overline{\text{NMI}}$ interrupt, low voltage detection interrupt, or peripheral function interrupt.

When the hardware reset, $\overline{\text{NMI}}$ interrupt, or low voltage detection interrupt is used to exit stop mode, set bits ILVL2 to ILVL0 in the interrupt control registers for the peripheral function interrupt to 000b (interrupt disabled) before setting the CM10 bit to 1.

When the peripheral function interrupt is used to exit stop mode, set the CM10 bit to 1 after the following settings are completed.

 Set bits ILVL2 to ILVL0 in the interrupt control registers to decide the peripheral priority level of the peripheral function interrupt.
 Set the interrupt priority levels of the interrupts, not being used to exit stop mode, to 0 by setting.

Set the interrupt priority levels of the interrupts, not being used to exit stop mode, to 0 by setting bits ILVL2 to ILVL0 to 000b (interrupt disabled).

- (2) Set the I flag to 1.
- (3) Start operation of peripheral function being used to exit stop mode.

When exiting stop mode by the peripheral function interrupt, the interrupt routine is performed after an interrupt request is generated and then the CPU clock is supplied again.

When stop mode is exited by the peripheral function interrupt, low voltage detection interrupt, or $\overline{\text{NMI}}$ interrupt, the CPU clock source is as follows, in accordance with the CPU clock source setting before the microcomputer had entered stop mode.

- When the sub clock is the CPU clock before entering stop mode: sub clock
- When the main clock is the CPU clock source before entering stop mode: main clock divided by 8
- When the 125 kHz on-chip oscillator clock is the CPU clock source before entering stop mode: 125 kHz on-chip oscillator clock divided by 8

Figure 10.12 shows the power Control Transition



Figure 10.12 Power Control Transition

10.5 System Clock Protection Function

The system clock protection function prohibits the CPU clock from changing clock sources when the main clock is selected as the CPU clock source. This is to prevent the CPU clock from stopping by an unexpected program operation.

When the PM21 bit in the PM2 register is set to 1 (clock change disabled), the following bits cannot be written to:

- Bits CM02, CM05, and CM07 in the CM0 register
- Bits CM10 and CM11 in the CM1 register
- The CM20 bit in the CM2 register
- All bits in the PLC0 register

When using the system clock protection function, set the CM05 bit in the CM0 register to 0 (main clock oscillation) and CM07 bit to 0 (main clock as CPU clock source) and follow the procedure below.

(1) Set the PRC1 bit in the PRCR register to 1 (write to the PM2 register enabled).

- (2) Set the PM21 bit in the PM2 register to 1 (clock change disabled).
- (3) Set the PRC1 bit in the PRCR register to 0 (write to the PM2 register disabled).

When the PM21 bit is set to 1, do not execute the WAIT instruction.

10.6 Oscillation Stop and Re-Oscillation Detect Function

The oscillation stop and re-oscillation detect function is such that main clock oscillation circuit stop and reoscillation are detected. At oscillation stop or re-oscillation detection, reset oscillation stop or re-oscillation detection interrupt are generated. Which is to be generated can be selected using the CM27 bit in the CM2 register. The oscillation stop and re-oscillation detect function can be enabled and disabled by the CM20 bit in the CM2 register. Table 10.8 lists a Specification Overview of Oscillation Stop and Re-Oscillation Detect Function.

 Table 10.8
 Specification Overview of Oscillation Stop and Re-Oscillation Detect Function

Item	Specification
Oscillation Stop Detectable Clock and Frequency Bandwidth	$f(XIN) \ge 2 MHz$
Enabling Condition for Oscillation Stop, Re-Oscillation Detect Function	Set CM20 bit to 1 (enabled)
Operation at Oscillation Stop, Re-Oscillation Detection	Reset occurs (when CM27 bit = 0) Oscillation stop, re-oscillation detection interrupt generated (when CM27 bit = 1)

10.6.1 Operation When CM27 bit = 0 (Oscillation Stop Detection Reset)

When main clock stop is detected when the CM20 bit is 1 (oscillation stop, re-oscillation detection function enabled), the microcomputer is initialized, coming to a halt (oscillation stop reset. Refer to **4**. **"Special Function Registers (SFRs)"**, **5**. **"Reset"**).

This status is reset with hardware reset 1 or brown-out reset. Also, even when re-oscillation is detected, the microcomputer can be initialized and stopped; it is, however, necessary to avoid such usage (During main clock stop, do not set the CM20 bit to 1 and the CM27 bit to 0).

10.6.2 Operation When CM27 bit = 1 (Oscillation Stop and Re-oscillation Detect Interrupt)

When the main clock corresponds to the CPU clock source and the CM20 bit is 1 (oscillation stop and re-oscillation detect function enabled), the system is placed in the following state if the main clock comes to a halt.

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM14 bit = 0 (125 kHz on-chip oscillator clock oscillates)
- CM21 bit = 1 (125 kHz on-chip oscillator clock for CPU clock source and clock source of peripheral function.)
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)

When the PLL clock corresponds to the CPU clock source and the CM20 bit is 1, the system is placed in the following state if the main clock comes to a halt. Since the CM21 bit remains unchanged, set it to 1 (125 kHz on-chip oscillator clock) inside the interrupt routine.

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM14 bit = 0 (125 kHz on-chip oscillator clock oscillates)
- CM22 bit = 1 (main clock stop detected)
- CM23 bit = 1 (main clock stopped)
- CM21 bit remains unchanged

When the CM20 bit is 1, the system is placed in the following state if the main clock re-oscillates from the stop condition.

- Oscillation stop and re-oscillation detect interrupt request occurs.
- CM14 bit = 0 (125 kHz on-chip oscillator clock oscillates)
- CM22 bit = 1 (main clock re-oscillation detected)
- CM23 bit = 0 (main clock oscillation)
- CM21 bit remains unchanged

10.6.3 How to Use Oscillation Stop and Re-Oscillation Detect Function

- The oscillation stop and re-oscillation detect interrupt shares the vector with the watchdog timer interrupt and low voltage detection interrupt. If the oscillation stop, re-oscillation detection and watchdog timer interrupts both are used, read the CM22 bit in an interrupt routine to determine which interrupt source is requesting the interrupt. Set CM22 bit to "0" (not detected) in a program after determined the inerrupt source.
- When the main clock re-oscillated after oscillation stop, the clock source for the CPU clock and peripheral functions must be switched to the main clock in a program. Figure 10.13 shows the Procedure to Switch Clock Source from 125 kHz On-chip Oscillator to Main Clock.
- Simultaneously with oscillation stop and re-oscillation detection interrupt occurrence, the CM22 bit becomes 1. When the CM22 bit is set to 1, oscillation stop and re-oscillation detection interrupt are disabled. By setting the CM22 bit to 0 in a program, oscillation stop and re-oscillation detection interrupt are enabled.
- If the main clock stops during low speed mode where the CM20 bit is 1, an oscillation stop and reoscillation detection interrupt request is generated. At the same time, the 125 kHz on-chip oscillator starts oscillating. In this case, although the CPU clock is derived from the sub clock as it was before the interrupt occurred, the peripheral function clocks now are derived from the 125 kHz on-chip oscillator clock.
- To enter wait mode while using the oscillation stop and re-oscillation detection function, set the CM02 bit to 0 (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop and re-oscillation detection function is provided in preparation for main clock stop due to external factors, set the CM20 bit to 0 (oscillation stop and re-oscillation detection function disabled) where the main clock is stopped or oscillated in a program, that is where the stop mode is selected or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the CM20 bit to 0.



Figure 10.13 Procedure to Switch Clock Source From 125 kHz On-chip Oscillator to Main Clock

11. Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 11.1 shows the PRCR Register. The following lists the registers protected by the PRCR register.

- The PRC0 bit protects registers CM0, CM1, CM2, PLC0, and PCLKR.
- The PRC1 bit protects registers PM0, PM1, PM2, TB2SC, INVC0, and INVC1.
- The PRC2 bit protects registers PD9, S3C, and S4C.
- The PRC3 bit protects registers VCR2, D4INT, and VW0C.
- The PRC6 bit protects the PRG2C register.

Set the PRC2 bit to 1 (write enabled) and then write to given SFR address, and the PRC2 bit will be cleared to 0 (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to 1. Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to 1 and the next instruction. Bits PRC0, PRC1, PRC3, and PRC6 are not automatically cleared to 0 by writing to given SFR address. They can only be cleared in a program.

b6 b5 b4 b3 b2 b1 b0	Symbol PRCR		Address After Rese 000Ah 00h	et
	Bit Symbol	Bit Name	Function	RW
	PRC0	Protect bit 0	Enable write to registers CM0, CM1, CM2, PLC0 and PCLKR 0 : Write protected 1 : Write enabled	RW
	PRC1	Protect bit 1	Enable write to registers PM0, PM1, PM2, TB2SC, INVC0, and INVC1 0 : Write protected 1 : Write enabled	RW
· · · · · · · · · · · · · · · · · · ·	PRC2	Protect bit 2	Enable write to registers PD9, S3C, and S4C 0 : Write protected 1 : Write enabled	RW
	PRC3	Protect bit 3	Enable write to registers VCR2, D4INT, and VW0C 0 : Write protected 1 : Write enabled	RW
	 (b5-b4)	Reserved bits	Set to 0	RW
	PRC6	Protect bit 6	Enable write to the PRG2C register 0 : Write protected 1 : Write enabled	RW
	 (b7)	Reserved bit	Set to 0	RW

Note :

1. The PRC2 bit is set to 0 by writing to given SFR address after setting it to 1. Other bits are not set to 0 automatically by the same token. Therefore, set them to 0 in a program.

Figure 11.1 PRCR Register

12. Interrupt

12.1 Type of Interrupts

Figure 12.1 shows Type of Interrupts.



Figure 12.1 Type of Interrupts

Maskable Interrupt	: The interrupt priority can be changed by enabling (disabling) an interrupt with the interrupt enable flag (I flag) or by using interrupt priority levels.		
Non-Maskable Interrupt	:The interrupt priority cannot be changed by enabling (disabling) an interrupt with the interrupt enable flag (I flag) or by using interrupt priority levels.		

12.2 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

12.2.1 Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

12.2.2 Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag in the FLG register set to 1 (the operation resulted in an overflow). The followings are instructions whose O flag changes by arithmetic: ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

12.2.3 BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

12.2.4 INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 2 to 31 and 41 to 51 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to 0 (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP selected at the time is used.

12.3 Hardware Interrupts

Hardware interrupts are classified into two types: special interrupts and peripheral function interrupts.

12.3.1 Special Interrupts

Special interrupts are non-maskable interrupts.

12.3.1.1 NMI Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. For details about the $\overline{\text{NMI}}$ interrupt, refer to **12.7** "**NMI Interrupt**".

12.3.1.2 DBC Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development tools.

12.3.1.3 Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to **13.** "**Watchdog Timer**".

12.3.1.4 Oscillation Stop and Re-Oscillation Detection Interrupt

Generated by the oscillation stop and re-oscillation detection function. For details about the oscillation stop and re-oscillation detection function, refer to **10.** "**Clock Generation Circuit**".

12.3.1.5 Low Voltage Detection Interrupt

Generated by the voltage detection circuit. For details about the voltage detection circuit, refer to **6**. **"Voltage Detection Circuit".**

12.3.1.6 Single-Step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development tools.

12.3.1.7 Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by registers RMAD0 to RMAD3 that correspond to one of the AIER0 or AIER1 bit in the AIER register or the AIER20 or AIER21 bit in the AIER2 register which is 1 (address match interrupt enabled). For details about the address match interrupt, refer to **12.9** "Address Match Interrupt".

12.3.2 Peripheral Function Interrupts

The peripheral function interrupt occurs when a request from the peripheral functions in the microcomputer is acknowledged. The peripheral function interrupt is a maskable interrupt. See Tables 12.2 and 12.3 Relocatable Vector Tables. Refer to the descriptions of each function for details about how the peripheral function interrupt occurs.

12.4 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 12.2 shows the Interrupt Vector.



12.4.1 Fixed Vector Tables

The fixed vector tables are allocated to the addresses from FFFDCh to FFFFFh. Table 12.1 lists the Fixed Vector Table. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to **22.2** "Functions to Prevent Flash Memory from Rewriting".

Table 12.1 Fixed Vector Table

Interrupt Source	Vector Table Addresses Address (L) to Address (H)	Reference
Undefined Instruction (UND instruction)	FFFDCh to FFFDFh	M16C/60, M16C/20, M16C/Tiny Series Software Manual
Overflow (INTO instruction)	FFFE0h to FFFE3h	
BRK Instruction (2)	FFFE4h to FFFE7h	
Address Match	FFFE8h to FFFEBh	12.9 "Address Match Interrupt"
Single Step ⁽¹⁾	FFFECh to FFFEFh	-
Watchdog Timer, Oscillation Stop and Re-Oscil- lation Detection, Low Voltage Detection	FFFF0h to FFFF3h	 13. "Watchdog Timer" 10. "Clock Generation Circuit" 6. "Voltage Detection Circuit"
DBC (1)	FFFF4h to FFFF7h	-
NMI	FFFF8h to FFFFBh	12.7 "NMI Interrupt"
Reset	FFFFCh to FFFFFh	5. "Reset"

- 1. Do not normally use this interrupt because it is provided exclusively for use by development tools.
- 2. If the contents of address FFFE6h is FFh, program execution starts from the address shown by the vector in the relocatable vector table.

12.4.2 Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a relocatable vector table area. Tables 12.3 and 12.3 list the Relocatable Vector Tables. Setting an even address in the INTB register results in the interrupt sequence being executed faster than setting an odd address.

Interrupt Source	Vector Address ⁽¹⁾ Address (L) to Address (H)	Software Interrupt Number	Reference
BRK Instruction ⁽⁵⁾	+0 to +3 (0000h to 0003h)	0	M16C/60, M16C/20, M16C/
– (Reserved)		1	Tiny Series Software Man- ual
INT7	+8 to +11 (0008h to 000Bh)	2	12.6 "INT Interrupt"
INT6	+12 to +15 (000Ch to 000Fh)	3	
INT3	+16 to +19 (0010h to 0013h)	4	
Timer B5	+20 to +23 (0014h to 0017h)	5	15. "Timers"
Timer B4, UART1 Bus Collision Detect (4, 6)	+24 to +27 (0018h to 001Bh)	6	15. "Timers" 17. "Serial Interface"
Timer B3, UART0 Bus Collision Detect (4, 6)	+28 to +31 (001Ch to 001Fh)	7	
SI/O4, INT5 (2)	+32 to +35 (0020h to 0023h)	8	12.6 "INT Interrupt"
SI/O3, INT4 (2)	+36 to +39 (0024h to 0027h)	9	17. "Serial Interface"
UART2 Bus Collision Detection (6)	+40 to +43 (0028h to 002Bh)	10	17. "Serial Interface"
DMA0	+44 to +47 (002Ch to 002Fh)	11	14. "DMAC"
DMA1	+48 to +51 (0030h to 0033h)	12	
Key Input Interrupt	+52 to +55 (0034h to 0037h)	13	12.8 "Key Input Interrupt"
A/D Converter	+56 to +59 (0038h to 003Bh)	14	18. "A/D Converter"
UART2 Transmit, NACK2 ⁽³⁾	+60 to +63 (003Ch to 003Fh)	15	17. "Serial Interface"
UART2 Receive, ACK2 ⁽³⁾	+64 to +67 (0040h to 0043h)	16	
UART0 Transmit, NACK0 ⁽³⁾	+68 to +71 (0044h to 0047h)	17	
UART0 Receive, ACK0 ⁽³⁾	+72 to +75 (0048h to 004Bh)	18	
UART1 Transmit, NACK1 ⁽³⁾	+76 to +79 (004Ch to 004Fh)	19	
UART1 Receive, ACK1 ⁽³⁾	+80 to +83 (0050h to 0053h)	20	
Timer A0	+84 to +87 (0054h to 0057h)	21	15. "Timers"
Timer A1	+88 to +91 (0058h to 005Bh)	22	1
Timer A2	+92 to +95 (005Ch to 005Fh)	23]
Timer A3	+96 to +99 (0060h to 0063h)	24]
Timer A4	+100 to +103 (0064h to 0067h)	25	
Timer B0	+104 to +107 (0068h to 006Bh)	26	
Timer B1	+108 to +111 (006Ch to 006Fh)	27	
Timer B2	+112 to +115 (0070h to 0073h)	28	

Table 12.2Relocatable Vector Table (1)

- 1. Address relative to address in INTB.
- 2. Use bits IFSR6 and IFSR7 in the IFSR register to select.
- 3. During I²C mode, interrupts NACK and ACK comprise the interrupt source.
- 4. Use bits IFSR26 and IFSR27 in the IFSR2A register to select.
- 5. These interrupts cannot be disabled using the I flag.
- Bus collision detection: During IE mode, this bus collision detection constitutes the interrupt source.
 During I²C mode, however, a start condition or a stop condition detection constitutes the interrupt source.

Interrupt Source	Vector Address ⁽¹⁾ Address (L) to Address (H)	Software Interrupt Number	Reference
ĪNT0	+116 to +119 (0074h to 0077h)	29	12.6 "INT Interrupt"
INT1	+120 to +123 (0078h to 007Bh)	30	
INT2	+124 to +127 (007Ch to 007Fh)	31	
INT Instruction Interrupt ⁽³⁾	+128 to +131 (0080h to 0083h) to +160 to +163 (00A0h to 00A3h)	32 to 40	M16C/60, M16C/20, M16C/Tiny Series Soft- ware Manual
DMA2	+164 to +167 (00A4h to 00A7h)	41	14. "DMAC"
DMA3	+168 to +171(00A8h to 00ABh)	42	
UART5 Bus Collision Detec- tion ⁽⁴⁾	+172 to +175(00ACh to 0AFh)	43	17. "Serial Interface"
UART5 Transmit, NACK5 ⁽²⁾	+176 to +179(00B0h to 00B3h)	44	
UART5 Receive, ACK5 ⁽²⁾	+180 to +183(00B4h to 00B7h)	45	
UART6 Bus Collision Detec- tion ⁽⁴⁾	+184 to +187(00B8h to 00BBh)	46	
UART6 Transmit, NACK6 ⁽²⁾	+188 to +191(00BCh to 00BFh)	47	
UART6 Receive, ACK6 ⁽²⁾	+192 to +195(00C0h to 00C3h)	48	
UART7 Bus Collision Detec- tion ⁽⁴⁾	+196 to +199(00C4h to 00C7h)	49	
UART7 Transmit, NACK7 ⁽²⁾	+200 to +203(00C8h to 00CBh)	50	1
UART7 Receive, ACK7 ⁽²⁾	+204 to +207(00CCh to 00CFh)	51	1
INT Instruction Interrupt ⁽³⁾	+208 to +211(00D0h to 00D3h) to +252 to +255(00FCh to 00FFh)	52 to 63	M16C/60, M16C/20, M16C/Tiny Series Soft- ware Manual

Table 12.3 Relocatable Vector Table (2)

- 1. Address relative to address in INTB.
- 2. During I²C mode, interrupts NACK and ACK comprise the interrupt source.
- 3. These interrupts cannot be disabled using the I flag.
- 4. Bus collision detection: During IE mode, this bus collision detection constitutes the factor of an interrupt.
- Bus collision detection: During IE mode, this bus collision detection constitutes the interrupt source.
 During I²C mode, however, a start condition or a stop condition detection constitutes the interrupt source.

12.5 Interrupt Control

The following describes how to enable / disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts. Use the I flag in the FLG register, IPL, and bits ILVL2 to ILVL0 in each interrupt control register to enable / disable the maskable interrupts. Whether an interrupt is requested or not is indicated by the IR bit in each interrupt control register.

Figures 12.3 and 12.4 show the Interrupt Control Registers.

b6 b5 b4 b3 b2 b1 b0	Symbo	d Ad	Iress	After Rese	ət
	TB510 TB410 TB310 BCNI DM01 KUPI ADIC S0TI0 S0TI0 S0TI0 TA010 TB010 U5B0	C 00 C / U1BCNIC ⁽³⁾ 00 C / U0BCNIC ⁽³⁾ 00 C 00 C to DM3IC 00 C (4) 00 C to S2TIC 00 C to S2RIC 00 C to S2RIC 00 C to TA4IC 00 C to TB2IC 00 CNIC to U7BCNIC 00 C to S7TIC 00	45h 46h 47h 48h, 004Ch, 0069h, 006Ah 49h 49h 49h 51h, 0053h, 004Fh 52h, 0053h, 004Fh 52h, 0053h, 0050h 55h to 0059h 56h to 005Ch 58h, 006Eh, 0071h 56Ch, 006Fh, 0072h	XXXXX00 XXXXX00 XXXXX00 XXXXX00 XXXXX00 XXXXX00 XXXXX00 XXXXX00 XXXXX00 XXXXX00 XXXXX00 XXXXX00 XXXXX00 XXXXX00 XXXXX00	0b 0b 0b 0b 0b 0b 0b 0b 0b 0b 0b 0b
	S5RI	C to S7RIC 00 Bit Name	Dh, 0070h, 0073h	XXXXX00	0b RW
	ILVLO		b2 b1 b0 0 0 0 : Level 0 (interrupt 0 0 1 : Level 1	disabled)	RW
	ILVL1	Interrupt priority level sele bit	t 0 1 0: Level 2 0 1 1: Level 3 1 0 0: Level 4		RW
	ILVL2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7		RW
	IR	Interrupt request bit	0: Interrupt not requested 1: Interrupt requested		RW ⁽¹⁾
	 (b7-b4)	No register bits. If necessa	ry, set to 0. Read as undefined va	alue	_

4. To use the key input interrupts, set the PCR7 bit in the PCR register to 0 (key input enabled).









12.5.1 I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to 1 (enabled) enables the maskable interrupt. Setting the I flag to 0 (disabled) disables all maskable interrupts.

12.5.2 IR Bit

The IR bit is set to 1 (interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted, the IR bit is cleared to 0 (interrupt not requested). The IR bit can be cleared to 0 in a program. Do not write a 1 to this bit.

12.5.3 Bits ILVL2 to ILVL0 and IPL

Interrupt priority levels can be set using bits ILVL2 to ILVL0.

Table 12.4 shows the Settings of Interrupt Priority Levels and Table 12.5 shows the Interrupt Priority Levels Enabled by IPL.

The followings are conditions under which an interrupt is accepted:

- I flag = 1
- IR bit = 1
- Interrupt priority level > IPL

The I flag, IR bit, bits ILVL2 to ILVL0 and IPL are independent each other. In no case do they affect one another.

Table 12.4	Settings of Interrupt Priority
	Levels

Bits ILVL2 to ILVL0	Interrupt Priority Level	Priority Order
000b	Level 0 (interrupt disabled)	-
001b	Level 1	Law
010b	Level 2	
011b	Level 3	
100b	Level 4	
101b	Level 5	
110b	Level 6	,
111b	Level 7	High

Table 12.5	Interrupt Priority Levels Enabled
	by IPL

	,
IPL	Enabled Interrupt Priority Levels
000b	Interrupt levels 1 and above are enabled
001b	Interrupt levels 2 and above are enabled
010b	Interrupt levels 3 and above are enabled
011b	Interrupt levels 4 and above are enabled
100b	Interrupt levels 5 and above are enabled
101b	Interrupt levels 6 and above are enabled
110b	Interrupt levels 7 and above are enabled
111b	All maskable interrupts are disabled

12.5.4 Interrupt Sequence

An interrupt sequence – what are performed over a period from the instant an interrupt request is accepted to the instant the interrupt routine is executed – is described here.

If an interrupt request occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 12.5 shows Time Required for Executing Interrupt Sequence.

- (1) The CPU obtains interrupt information (interrupt number and interrupt request level) by reading address 00000h. Then, the IR bit applicable to the interrupt information is set to 0 (interrupt not requested).
- (2) The FLG register, prior to an interrupt sequence, is saved to a temporary register ⁽¹⁾ within the CPU.
- (3) Flags I, D, and U in the FLG register become as follows:
 - The I flag is set to 0 (interrupt disabled)
 - The D flag is set to 0 (single-step interrupt disabled)
 - The U flag is set to 0 (ISP selected) Note that the U flag does not change states if an INT instruction for software interrupt Nos. 32 to 63 is executed.
- (4) The temporary register ⁽¹⁾ within the CPU is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the acknowledged interrupt in IPL is set.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, an instruction is executed from the starting address of the interrupt routine.

Note:

1. Temporary register cannot be modified by users.



Figure 12.5 Time Required for Executing Interrupt Sequence

12.5.5 Interrupt Response Time

Figure 12.6 shows the Interrupt Response Time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated until when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated until when the executing instruction is completed ((a) on Figure 12.6) and a time during which the interrupt sequence is executed ((b) on Figure 12.6).



Figure 12.6 Interrupt Response Time

12.5.6 Variation of IPL when Interrupt Request IS Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 12.6 is set in the IPL. Table 12.6 lists the IPL Level That is Set to IPL When a Software or Special Interrupt is Accepted.

Table 12.6 IPL Level That is Set to IPL When a Software or Special Interrupt is Accepted

Interrupt Sources	Level Set to IPL
Watchdog Timer, MMI, Oscillation Stop and Re-Oscillation Detection, Low Voltage Detection	7
Software, Address Match, DBC, Single-Step	Not changed

12.5.7 Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits of the PC and the 4 high-order (IPL) and 8 low-order bits in the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits of the PC are saved. Figure 12.7 shows the Stack Status Before and After Acceptance of Interrupt Request.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.



Figure 12.7 Stack Status Before and After Acceptance of Interrupt Request

The operation of saving registers carried out in the interrupt sequence is dependent on whether the SP ⁽¹⁾, at the time of acceptance of an interrupt request, is even or odd. If the SP ⁽¹⁾ is even, the FLG register and the PC are saved, 16 bits at a time. If odd, they are saved in two steps, 8 bits at a time. Figure 12.8 shows the Operation of Saving Register.

Note:

1. When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.



Figure 12.8 Operation of Saving Register

12.5.8 Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine.

Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

Register bank is switched back to the bank used prior to the interrupt sequence by the REIT instruction.

12.5.9 Interrupt Priority

If two or more interrupt requests are sampled at the same sampling points (a timing to detect whether an interrupt request is generated or not), the interrupt with the highest priority is acknowledged.

For maskable interrupts (peripheral functions interrupt), any desired priority level can be selected using bits ILVL2 to ILVL0. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 12.9 shows the Hardware Interrupt Priority.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.



Figure 12.9 Hardware Interrupt Priority

12.5.10 Interrupt Priority Level Select Circuit

The interrupt priority level select circuit selects the highest priority interrupt in a sampled interrupt request(s) at the same sampling point.

Figure 12.10 shows the Interrupts Priority Select Circuit.





12.6 **INT** Interrupt

 \overline{INTi} interrupt (i = 0 to 7) is triggered by the edges of external inputs. The edge polarity is selected using the IFSRi bit in the IFSR register, or the IFSR30 or IFSR31 bit in the IFSR3A register.

 $\overline{INT4}$ and $\overline{INT5}$ share the interrupt vector and interrupt control register with SI/O3 and SI/O4, respectively. To use the $\overline{INT4}$ interrupt, set the IFSR6 bit in the IFSR register to 1 ($\overline{INT4}$). To use the $\overline{INT5}$ interrupt, set the IFSR7 bit in the IFSR register to 1 ($\overline{INT5}$).

After modifying the IFSR6 or IFSR7 bit, clear the corresponding IR bit to 0 (interrupt not requested) before enabling the interrupt.

To use the INT6 interrupt, set the PCR5 bit in the PCR register to 0 (INT6 input enabled). To use the INT7 interrupt, set the PCR6 bit in the PCR register to 0 (INT7 input enabled).

Figure 12.11 shows the IFSR Register, and Figure 12.12 shows Registers IFSR2A, IFSR3A, and PCR.

b6 b5 b4 b3 b2 b1 b0	Symbol IFSR	Addre: 02071		After Reset 00h
	Bit Symbol	Bit Name	Function	RW
	IFSR0	INT0 interrupt polarity switch bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
	IFSR1	INT1 interrupt polarity switch bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
· · · · · · · · · · · · · · · · · · ·	IFSR2	INT2 interrupt polarity switch bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
	IFSR3	INT3 interrupt polarity switch bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
	IFSR4	INT4 interrupt polarity switch bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
	IFSR5	INT5 interrupt polarity switch bit	0 : One edge 1 : Both edges ⁽¹⁾	RW
l	IFSR6	Interrupt request source select bit ⁽²⁾	0 : SI/O3 ⁽³⁾ 1 : ĪNT4	RW
	IFSR7	Interrupt request source select bit ⁽²⁾	0 : SI/O4 ⁽³⁾ 1 : INT5	RW

Notes :

1. When setting this bit to 1 (both edges), make sure the POL bit in registers INT0IC to INT5IC are set to 0 (falling edge).

2. During memory expansion and microprocessor modes, when the data bus is 16 bits wide (BYTE pin is "L"), set this bit to 0 (SI/O3, SI/O4).

3. When setting this bit to 0 (SI/O3, SI/O4), make sure the POL bit in registers S3IC and S4IC are set to 0 (falling edge).

Figure 12.11 IFSR Register

	Symbo IFSR2A			Reset 0h
	Bit Symbol	Bit Name	Function	RV
	 (b5-b0)	Reserved bits	Set to 0	RV
	IFSR26	Interrupt request source select bit (1)	t 0 : Timer B3 1 : UART0 bus collision detection	RV
	IFSR27	Interrupt request source select bit (2)	t 0 : Timer B4 1 : UART1 bus collision detection	RV
IFSR27 bit nterrupt Source		Addre		Reset 0h
	Bit Symbol	Bit Name	Function	RV
	- IFSR30	INT6 interrupt polarity switch bit	0 : One edge 1 : Both edges ⁽¹⁾	RV
	- IFSR31	INT7 interrupt polarity switch bit	0 : One edge 1 : Both edges ⁽¹⁾	RV
	 (b7-b2)	Reserved bits	Set to 0	RV
Note : 1. When setting	this bit to 1 (both edges), make sure the PO	L bit in registers INT6IC and INT7IC are	set to 0 (fa
1. When setting edge). ort Control Reg		Addre 0366 Bit Name Port P1 control bit	Function Function eration performed when the P1 register is d When the port is set for input, the input levels of pins P1_0 to P1_7 are read. When set for output, the port latch is read	After Rese 0000XX0 RW
1. When setting edge). ort Control Reg	gister Symbol PCR Bit Symbol	Addre 0366 Bit Name Port P1 control bit	ss A th 0 Function eration performed when the P1 register is dd When the port is set for input, the input levels of pins P1_0 to P1_7 are read. When set for output, the port latch is read The port latch is read regardless of whether the port is set for input or output	s RW
1. When setting edge). ort Control Reg	gister Symbol PCR Bit Symbol PCR0	Addre 0366 Bit Name Port P1 control bit 1 : No register bits. If necessary, s	ss A th 0 Function eration performed when the P1 register is dd When the port is set for input, the input levels of pins P1_0 to P1_7 are read. When set for output, the port latch is read The port latch is read regardless of whether the port is set for input or output	After Rese 0000XX00 RW 3 4. RW
1. When setting edge). ort Control Reg	gister Symbol PCR Bit Symbol PCR0 (b2-b1)	Addre 0366 Bit Name Port P1 control bit 1 : No register bits. If necessary, s Reserved Sh INT6 input enable bit ⁽¹⁾ 0 :	ss A th 0 Function eration performed when the P1 register is d When the port is set for input, the input levels of pins P1_0 to P1_7 are read. When set for output, the port latch is read The port latch is read regardless of whether the port is set for input or output et to 0. Read as 0	After Rese 0000XX00 RW 3 4. RW 4. RW
1. When setting edge). ort Control Reg	gister Symbol PCR Bit Symbol PCR0 (b2-b1) (b2-b1)	Addre 0366 Bit Name Port P1 control bit 1 : No register bits. If necessary, s Reserved Sh INT6 input enable bit ⁽¹⁾ 0 : 1 : INT7 input enable bit ⁽²⁾ 0 :	ss A th 0 Function eration performed when the P1 register is d When the port is set for input, the input levels of pins P1_0 to P1_7 are read. When set for output, the port latch is read The port latch is read regardless of whether the port is set for input or output et to 0. Read as 0 pould be written with 0 Enabled	After Rese 0000XX00 RW s t. RW

Notes : 1. To use the AN2_4 pin as an analog input pin, set the PCR5 bit to 1 (INT6 input disabled). 2. To use the AN2_5 pin as an analog input pin, set the PCR6 bit to 1 (INT7 input disabled). 3. To use pins AN4 to AN7 as analog input pins, set the PCR7 bit to 1 (key input disabled).

Figure 12.12 Registers IFSR2A, IFSR3A, and PCR

12.7 **NMI** Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when input on the $\overline{\text{NMI}}$ pin changes state from high to low. The $\overline{\text{NMI}}$ interrupt is a non-maskable interrupt. To use the $\overline{\text{NMI}}$ interrupt, set the PM24 bit in the PM2 register to 1 ($\overline{\text{NMI}}$ interrupt enabled).

12.8 Key Input Interrupt

Of P10_4 to P10_7, a key input interrupt is generated when input on any of pins P10_4 to P10_7 which has had bits PD10_4 to PD10_7 in the PD10 register set to 0 (input) goes low. Key input interrupts can be used as a key-on wake up function, the function which gets the microcomputer out of wait or stop mode. However, if using the key input interrupt, do not use P10_4 to P10_7 as analog input pins. Figure 12.13 shows the block diagram of the Key Input Interrupt. Note, however, that while input on any pin which has had bits PD10_4 to PD10_7 set to 0 (input mode) is pulled low, inputs on all other pins of the port are not detected as interrupts. Set the PCR7 bit in the PCR register to 0 (key input enabled) to use key input interrupts.



Figure 12.13 Key Input Interrupt

12.9 Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMADi register (i = 0 to 3). Set the start address of any instruction in the RMADi register. Use bits AIER0 and AIER1 in the AIER register and bits AIER20 and AIER21 in the AIER2 register to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL. When address match interrupt requests are acknowledged, the value of the PC that is saved to the stack area (refer to **12.5.7 "Saving Registers"**) varies depending on the instruction at the address indicated by the RMADi register (The value of the PC that is saved to the stack area is not the correct return address.) Therefore, follow one of the methods described below to return from the address match interrupt.

• Rewrite the content of the stack and then use the REIT instruction to return.

• Restore the stack to its previous state before the interrupt request was accepted by using the POP or similar other instruction and then use a jump instruction to return.

Table 12.7 shows the Value of the PC That Is Saved to the Stack Area When an Address Match Interrupt Request is Accepted. Table 12.8 shows the Relationship between Address Match Interrupt Sources and Associated Registers.

Figure 12.14 shows Registers AIER, AIER2, and RMAD0 to RMAD3.

Table 12.7Value of the PC That Is Saved to the Stack Area When an Address Match Interrupt
Request is Accepted

Instruction	at the Address Indicated by the RMADi Register	Value of the PC that is
		saved to the stack area
16-bit op-co	ode instruction	The address
Instruction	shown below among 8-bit operation code instructions	indicated by the
ADD.B:S	#IMM8, dest SUB.B:S #IMM8, dest AND.B:S #IMM8, dest	RMADi register +2
OR.B:S	#IMM8, dest MOV.B:S #IMM8, dest STZ.B:S #IMM8, dest	
STNZ.B:S	#IMM8, dest STZX.B:S #IMM81, #IMM82,dest	
CMP.B:S	#IMM8, dest PUSHM src POPM dest	
JMPS	#IMM8 JSRS #IMM8	
MOV.B:S	#IMM, dest (However, dest = A0 or A1)	
Instructions	other than the above	The address
		indicated by the
		RMADi register +1

Note:

Value of the PC that is saved to the stack area: Refer to 12.5.7 "Saving Registers".

Table 12.8 Relationship between Address Match Interrupt Sources and Associated Registers

Address Match Interrupt Sources	Address Match Interrupt Enable Bit	Address Match Interrupt Register
Address Match Interrupt 0	AIER0	RMAD0
Address Match Interrupt 1	AIER1	RMAD1
Address Match Interrupt 2	AIER20	RMAD2
Address Match Interrupt 3	AIER21	RMAD3



13. Watchdog Timer

The watchdog timer detects whether the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter, and count source protection mode (enabled / disabled) is set here.

Table 13.1 shows the Watchdog Timer Specification.

Refer to 5.4 "Watchdog Timer Reset" for details of watchdog timer reset.

Figure 13.1 shows the Watchdog Timer Block Diagram. Figure 13.2 shows the Registers WDTR, WDTS, and WDC. Figure 13.3 shows the CSPR Register and OFS1 Address.

Item	When count source protection mode is disabled	When count source protection mode is enabled
Count Source	CPU clock	125kHz on-chip oscillator clock
Count Operation	Decrement	
Count Start Condition	Either of the followings can be selected. Count automatically starts after reset. Count starts by writing to the WDTS regis	ster.
Count Stop Condition	Stop mode, wait mode, hold state	None
Watchdog Timer Reset Condition	Reset Write 00h, and then FFh to the WDTR re Underflow	gister.
Operation When the Timer Underflows	Watchdog timer interrupt or watchdog timer reset	Watchdog timer reset
Select Function	Prescaler divide ratio Set the WDC7 bit in the WDC register to Count source protection mode Set the CSPROINI bit (flash memory) in t mode is enabled or disabled after reset. I set the CSPRO bit (program) in the CSPI Start up or stop watchdog timer after reset Set the WDTON bit in the OFS1 address	the OFS1 address to select whether this If this mode is set to disabled after reset, R register. et

Table 13.1 Watchdog Timer Specification



REJ09B0392-0105 Rev.1.05 Mar 17, 2009 **RENESAS** Page 118 of 383





7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 0 0 0 0 0	Symbol CSPR	Addre 037C		
	Bit Symbol	Bit Name	Function	RW
	 (b6-b0)	Reserved bits	Set to 0	RW
	CSPRO	Count source protection mode select bit ⁽²⁾	 0 : Count source protection mode disabled 1 : Count source protection mode enab 	RW
Optional Feature 7 b6 b5 b4 b3 b2 b1 b0	e Select	Address ^(1, 5)	ss Afte	r Reset
	OFS1	FFFF	Fh F	Fh ⁽²⁾
	Bit Symbol	Bit Name	Function	RW
	WDTON	Watchdog timer start select bit ^(3, 4)	 0 : Watchdog timer starts automatically after reset 1 : Watchdog timer is in a stopped state after reset 	RW
	 (b2-b1)	Reserved bits	Set to 1	RW
	ROMCP1	ROM code protection bit	0 : ROM code protection enabled 1 : ROM code protection disabled	RW
<u></u>	 (b6-b4)	Reserved bits	Set to 1	RW
	CSPROINI	After-reset count source protection mode select bit ⁽³⁾	0 : Count source protection mode enabled after reset1 : Count source protection mode disabled after reset	RW

4. This function is also effective in user boot mode.

5. The OFS1 address can be set in single-chip and memory expansion mode.

The OFS1 address cannot be used in micro microprocessor mode. Before using the OFS1 address, clear the internal ROM.



13.1 Count Source Protection Mode Disabled

The CPU clock is used for the watchdog timer count source when count source protection mode is disabled.

Table 13.2 lists the Watchdog Timer Specifications (When Count Source Protection Mode is Disabled).

Table 13.2	Watchdog Timer Specifications (When Count Source Protection Mode is Disabled)
------------	---

Item	Specification
Count Source	CPU Clock
Count Operation	Decrement
Period	When the CM07 bit in the CM0 register is 0 (main clock, PLL clock, 125-kHz on-chip oscillator clock): Prescaler value (n) × watchdog timer count value (32768) CPU clock (1)
	When the CM07 bit is 1 (sub clock): <u>Prescaler value (2) × watchdog timer count value (32768)</u> (1) CPU clock
	example: When CPU clock frequency = 16 MHz and prescaler divided by 16, period = approximately 32.8ms
Watchdog Timer	• Reset
Reset Condition	Write 00h, and then FFh to the WDTR register.Underflow
Count Start Condition	 Set the WDTON bit ⁽²⁾ in the OFS1 address (FFFFFh) to select the watchdog timer operation after reset. When the WDTON bit is set to 1 (watchdog timer is in stop state after reset) The watchdog timer and prescaler stop after reset and count starts by writing to the WDTS register. When the WDTON bit is set to 0 (watchdog timer starts automatically after reset) The watchdog timer and prescaler start counting automatically after reset.
Count Stop Condi- tion	Stop mode, wait mode, hold state (count resumes from the hold value after exiting.)
Operation when the Timer Underflows	 When the PM 12 bit in the PM1 register is set to 0 Watchdog timer interrupt When the PM 12 bit in the PM1 register is set to 1 Watchdog timer reset (see 5.4 "Watchdog Timer Reset")

Notes:

1. Write 00h, and then FFh to the WDTR register to initialize the watchdog timer. The prescaler is initialized after reset. Some errors in the period of the watchdog timer may be caused by the prescaler.

2. The WDTON bit cannot be changed by a program. Write a 0 to bit 0 of address FFFFFh with a flash programmer to set the WDTON bit.
13.2 Count Source Protection Mode Enabled

The 125 kHz on-chip oscillator clock is used for the watchdog timer count source when count source protection mode is enabled. If the CPU clock stops when a program is out of control, the clock can still be supplied to the watchdog timer.

Table 13.3 lists the Watchdog Timer Specifications (When Count Source Protection Mode is Enabled).

Table 13.3	Watchdog Timer Specifications (When Count Source Protection Mode is Enabled)	
------------	--	--

Item	Specification
Count Source	125 kHz on-chip oscillator clock
Count Operation	Decrement
Period	Watchdog timer count value (4096)
	125 kHz on-chip oscillator clock
	example: When 125 kHz on-chip oscillator clock = 125 kHz, period = approximately 32.8ms
Watchdog Timer	• Reset
Reset Condition	Write 00h, and then FFh to the WDTR register.Underflow
Count Start Condition	Set the WDTON bit ⁽¹⁾ in the OFS1 address (FFFFFh) to select the watchdog timer operation after reset.
	• When the WDTON bit is set to 1 (watchdog timer is in stop state after reset)
	The watchdog timer and prescaler stop after reset and count starts by writing to the WDTS register.
	• When the WDTON bit is set to 0 (watchdog timer starts automatically after reset) The watchdog timer and prescaler start counting automatically after reset.
Count Stop Condition	None (Count does not stop in wait mode or in hold state once count starts. The MCU does not enter stop mode.)
Operation when the	Watchdog timer reset (see 5.4 "Watchdog Timer Reset")
Timer Underflows	
Registers, Bits	When the CSPRO bit in the CSPR register is set to 1 (count source protection
	mode enabled) ⁽²⁾ , the followings are set automatically.
	-Set 0FFFh to the watchdog timer.
	-Set the CM14 bit in the CM1 register to 0 (125 kHz on-chip oscillator on).
	-Set the PM12 bit in the PM1 register to 1 (The watchdog timer reset is generated
	when watchdog timer underflows.).
	• The following conditions apply in count source protection mode.
	-Writing to the CM14 bit in the CM1 register is disabled (It remains unchanged
	-Writing to the CM10 bit in the CM1 register is disabled (It remains unchanged even if it is set to 1. The MCU does not enter stop mode.).

Notes:

1. The WDTON bit cannot be changed by a program. Write 0 to bit 0 of address FFFFFh with a flash programmer to set the WDTON bit.

2. Even if 0 is written to the CSPROINI bit in the OFS1 address, the CSPRO is set to 1. The CSPROINI bit cannot be changed by a program. Write 0 to bit 7 of address FFFFFh with a flash programmer to set the CSPROINI bit.

14. DMAC

The DMAC (Direct Memory Access Controller) allows data to be transferred without the CPU intervention. Four DMAC channels are included. Each time a DMA request occurs, the DMAC transfers one (8 or 16-bit) data from the source address to the destination address. The DMAC uses the same data bus as used by the CPU. Because the DMAC has higher priority of bus control than the CPU and because it makes use of a cycle steal method, it can transfer one word (16 bits) or one byte (8 bits) of data within a very short time after a DMA request is generated. Figure 14.1 shows the DMAC Block Diagram. Table 14.1 lists the DMAC Specifications. Figures 14.2 to 14.4 show the DMAC-related registers.





A DMA request is generated by a write to the DSR bit in the DMiSL register (i = 0 to 3), as well as by an interrupt request which is generated by any function specified by bits DMS and DSEL4 to DSEL0 in the DMiSL register. However, unlike in the case of interrupt requests, DMA requests are not affected by the I flag and the interrupt control register, so that even when interrupt requests are disabled and no interrupt request can be accepted, DMA requests are always accepted. Furthermore, because the DMAC does not affect interrupts, the IR bit in the interrupt control register does not change state due to a DMA transfer. A data transfer is initiated each time a DMA request is generated when the DMAE bit in the DMiCON register = 1 (DMA enabled). However, if the cycle in which a DMA request is generated is faster than the DMA transfer cycle, the number of transfer requests generated and the number of times data is transferred

may not match. Refer to 14.4 "DMA Request" for details.

Ite	em	Specification					
No. of Channe	els	4 (cycle steal method)					
Transfer Mem	nory Space	 From given address in the 1-Mbyte space to a fixed address From a fixed address to given address in the 1-Mbyte space From a fixed address to a fixed address 					
Maximum No Transferred	. of Bytes	128 Kbytes (with 16-bit transfers) or 64 Kbytes (with 8-bit transfers)					
DMA Reques	t Factors ^(1, 2)	Falling edge of INTO to INT7 Both edges of INT0 to INT7 Timer A0 to timer A4 interrupt requests Timer B0 to timer B5 interrupt requests UART0 to 2, UART5 to 7 transmission interrupt requests UART0 to 2, UART5 to 7 reception / ACK interrupt requests SI/O3, SI/O4 interrupt requests A/D conversion interrupt requests Software triggers					
Channel Prior	ity	DMA0 > DMA1 > DMA2 > DMA3 (DMA0 takes precedence)					
Transfer Unit		8 bits or 16 bits					
Transfer Address Direction		Forward or fixed (The source and destination addresses cannot both be in the forward direction.)					
Transfer Mode	Single Trans- fer	Transfer is completed when the DMAi transfer counter underflows.					
	Repeat Transfer	When the DMAi transfer counter underflows, it is reloaded with the value of the DMAi transfer counter reload register and a DMA transfer is continued with it.					
DMA Interrup Generation Ti		When the DMAi transfer counter underflowed					
DMA Transfe	r Start	Data transfer is initiated each time a DMA request is generated when the DMAE bit in the DMAiCON register = 1 (enabled).					
DMA Trans- fer Stop	Single Trans- fer	When the DMAE bit is set to 0 (disabled)After the DMAi transfer counter underflows					
	Repeat Transfer	When the DMAE bit is set to 0 (disabled)					
Reload Timing for Forward Address Pointer and DMAi Transfer Counter		When a data transfer is started after setting the DMAE bit to 1 (enabled), the forward address pointer is reloaded with the value of the SARi or DARi pointer whichever is specified to be in the forward direction and the DMAi transfer counter is reloaded with the value of the DMAi transfer counter reload register.					
DMA Transfe	r Cycles	Minimum 3 cycles between SFR and internal RAM					

Table 14.1 DMAC Specifications (3)

Notes:

- 1. DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the I flag nor by the interrupt control register.
- 2. The selectable factors of DMA requests differ with each channel.
- 3. Make sure that no DMAC-related registers (addresses 0180h to 01BFh) are accessed by the DMAC.

i = 0 to 3



Figure 14.2 Registers DM0SL, DM1SL, DM2SL, and DM3SL (1)

	WAU REGISTER	
DSEL4 to DSEL0	DMS = 0 (Basic Factor of Request)	DMS = 1 (Extended Factor of Request)
0000b	Falling edge of INTO pin	-
00001b	Software trigger	-
00010b	Timer A0	-
0 0 0 1 1 b	Timer A1	-
00100b	Timer A2	-
00101b	Timer A3	-
00110b	Timer A4	Both edges of INT0 pin
00111b	Timer B0	Timer B3
01000b	Timer B1	Timer B4
01001b	Timer B2	Timer B5
01010b	UART0 transmission	-
01011b	UART0 reception	-
01100b	UART2 transmission	-
01101b	UART2 reception	-
01110b	A/D converter	-
01111b	UART1 transmission	_
10000b	UART1 reception	Falling edge of INT4 pin
10001b	UART5 transmission	Both edges of INT4 pin
10010b	UART5 reception	_
10011b	UART6 transmission	-
10100b	UART6 reception	-
10101b	UART7 transmission	-
10110b	UART7 reception	-
10111b	_	_
1 1 X X X b	-	-

Table 14.2 DMA0 Register

X indicates 0 or 1. - indicates no setting.

Table 14.3 DMA1 Register

DSEL4 to DSEL0	DMS = 0 (Basic Factor of Request)	DMS = 1 (Extended Factor of Request)
0 0 0 0 0 b	Falling edge of INT1 pin	-
00001b	Software trigger	-
00010b	Timer A0	-
00011b	Timer A1	-
00100b	Timer A2	-
00101b	Timer A3	SI/O3
00110b	Timer A4	SI/O4
00111b	Timer B0	Both edges of INT1 pin
01000b	Timer B1	-
01001b	Timer B2	-
01010b	UART0 transmission	-
01011b	UART0 reception / ACK0	-
01100b	UART2 transmission	-
01101b	UART2 reception / ACK2	-
01110b	A/D converter	-
01111b	UART1 reception / ACK1	-
1000b	UART1 transmission	Falling edge of INT5 pin
10001b	UART5 transmission	Both edges of INT5 pin
10010b	UART5 reception / ACK5	-
10011b	UART6 transmission	-
10100b	UART6 reception / ACK6	-
10101b	UART7 transmission	-
10110b	UART7 reception / ACK7	-
10111b	-	-
1 1 X X X b	-	-

X indicates 0 or 1. - indicates no setting.

DSEL4 to DSEL0 DMS = 0 (Basic Factor of Request) DMS = 1 (Extended Factor of Request) 0 0 0 0 b Falling edge of INT2 pin - 0 0 0 1 b Software trigger - 0 0 0 1 0 b Timer A0 - 0 0 1 1 b Timer A1 - 0 0 1 1 b Timer A1 - 0 0 1 0 b Timer A2 - 0 0 1 1 b Timer A3 - 0 1 1 0 b Timer A4 Both edges of INT2 pin 0 1 1 0 b Timer B0 Timer B3 0 1 0 0 b Timer B1 Timer B4 0 1 0 0 b Timer B2 Timer B5 0 1 0 1 b UART0 transmission - 0 1 1 0 b UART2 transmission - 0 1 1 0 b UART2 reception - 0 1 1 1 0 b A/D converter - 0 1 1 1 b UART1 transmission - 0 1 1 1 b UART1 transmission - 0 1 0 0 b UART5 transmission - 1 0 0 0 b UART5 transmission -	Table 14.4 D	MAZ REGISTER	
Name explore - 00001b Software trigger - 00010b Timer A0 - 00110b Timer A1 - 00100b Timer A2 - 00110b Timer A3 - 00110b Timer A4 Both edges of INT2 pin 001110b Timer B0 Timer B3 01000b Timer B1 Timer B4 01010b UART0 transmission - 01110b UART0 reception - 01101b UART2 transmission - 01110b UART2 reception - 01110b UART2 reception - 01110b UART2 reception - 01110b UART1 transmission - 01111b UART1 transmission - 01111b UART5 reception - 01101b UART5 reception - 10001b UART5 reception - 10011b UART6 transmission - 10101b UART6 transmission	DSEL4 to DSEL0	DMS = 0 (Basic Factor of Request)	DMS = 1 (Extended Factor of Request)
0 0 0 1 0 b Timer A0 - 0 0 0 1 1 b Timer A1 - 0 0 1 0 0 b Timer A2 - 0 0 1 0 1 b Timer A3 - 0 0 1 1 0 b Timer A3 - 0 0 1 1 0 b Timer A4 Both edges of INT2 pin 0 0 1 1 1 b Timer B0 Timer B3 0 1 0 0 0 b Timer B1 Timer B4 0 1 0 1 0 b UART0 transmission - 0 1 1 0 b UART0 reception - 0 1 1 0 b UART2 transmission - 0 1 1 0 b UART2 reception - 0 1 1 1 b UART2 reception - 0 1 1 1 0 b A/D converter - 0 1 1 1 1 b UART1 transmission - 1 0 0 0 0 b UART5 transmission - 1 0 0 0 1 b UART5 transmission - 1 0 0 1 0 b UART5 reception - 1 0 0 1 0 b UART6 transmission - 1 0 0 1 0 b UART6 transmission - 1 0 1 0 0 b UART	0000b	Falling edge of INT2 pin	-
0 0 0 1 1 b Timer A1 - 0 0 1 0 0 b Timer A2 - 0 0 1 0 1 b Timer A3 - 0 0 1 1 0 b Timer A4 Both edges of INT2 pin 0 0 1 1 1 b Timer B0 Timer B3 0 1 0 0 0 b Timer B0 Timer B4 0 1 0 0 1 b Timer B1 Timer B4 0 1 0 1 0 b UART0 transmission - 0 1 0 1 1 b UART0 reception - 0 1 0 1 0 b UART2 transmission - 0 1 1 1 0 b UART2 reception - 0 1 1 0 b UART2 reception - 0 1 1 0 b UART2 reception - 0 1 1 1 0 b A/D converter - 0 1 1 1 b UART1 transmission - 1 0 0 0 b UART5 transmission Both edges of INT6 pin 1 0 0 0 1 b UART5 reception - 1 0 0 1 0 b UART6 transmission - 1 0 1 0 b UART6 reception - 1 0 1 0 b UART7 transmission - 1 0 1	00001b	Software trigger	-
0 0 1 0 0 b Timer A2 - 0 0 1 0 1 b Timer A3 - 0 0 1 1 0 b Timer A4 Both edges of INT2 pin 0 0 1 1 1 b Timer B0 Timer B3 0 1 0 0 0 b Timer B0 Timer B3 0 1 0 0 1 b Timer B1 Timer B4 0 1 0 1 0 b UART0 transmission - 0 1 0 1 0 b UART0 transmission - 0 1 0 1 0 b UART0 transmission - 0 1 0 1 0 b UART0 transmission - 0 1 0 1 0 b UART0 reception - 0 1 1 0 0 b UART2 transmission - 0 1 1 0 1 b UART2 reception - 0 1 1 1 0 b A/D converter - 0 1 1 1 0 b UART1 transmission - 1 0 0 0 0 b UART1 reception Falling edge of INT6 pin 1 0 0 0 1 b UART5 transmission - 1 0 0 1 0 b UART6 transmission - 1 0 1 0 0 b UART6 transmission - 1 0 1 0 1 b UART7 transmission -	00010b	Timer A0	-
0 0 1 0 1 b Timer A3 - 0 0 1 1 0 b Timer A4 Both edges of INT2 pin 0 0 1 1 1 b Timer B0 Timer B3 0 1 0 0 0 b Timer B1 Timer B4 0 1 0 0 1 b Timer B2 Timer B5 0 1 0 1 0 b UART0 transmission - 0 1 0 1 0 b UART0 transmission - 0 1 0 1 0 b UART0 reception - 0 1 1 0 b UART2 transmission - 0 1 1 0 b UART2 transmission - 0 1 1 0 b UART2 transmission - 0 1 1 0 b UART2 reception - 0 1 1 1 0 b A/D converter - 0 1 1 1 b UART1 transmission - 1 0 0 0 b UART1 reception Falling edge of INT6 pin 1 0 0 0 1 b UART5 transmission - 1 0 0 1 0 b UART6 transmission - 1 0 1 0 b UART6 reception - 1 0 1 0 b UART7 transmission - 1 0 1 1 0 b UART7 transmission -	00011b	Timer A1	-
00110bTimer A4Both edges of INT2 pin00111bTimer B0Timer B301000bTimer B1Timer B401001bTimer B2Timer B501010bUART0 transmission-01011bUART0 reception-01100bUART2 transmission-01101bUART2 reception-01110bUART2 reception-01111bUART2 reception-01111bUART1 transmission-01111bUART1 reception-01111bUART1 receptionFalling edge of INT6 pin10000bUART5 transmission-10010bUART5 reception-10010bUART5 reception-10010bUART5 reception-10110bUART5 reception-10110bUART7 reception-10110bUART7 reception-10111bUART7 reception-10111bUART7 reception-10111bUART7 reception-10111b11XXXb	00100b	Timer A2	-
O 1 1 1 b Timer B0 Timer B3 0 1 0 0 0 b Timer B1 Timer B4 0 1 0 1 0 b UART0 transmission - 0 1 0 1 0 b UART0 transmission - 0 1 0 1 0 b UART0 reception - 0 1 1 1 b UART0 reception - 0 1 1 0 b UART2 transmission - 0 1 1 0 b UART2 reception - 0 1 1 0 b UART2 reception - 0 1 1 1 0 b A/D converter - 0 1 1 1 1 b UART1 transmission - 1 0 0 0 0 b UART1 transmission - 1 0 0 0 0 b UART5 transmission Both edges of INT6 pin 1 0 0 1 0 b UART5 transmission - 1 0 0 1 0 b UART5 reception - 1 0 1 0 b UART6 reception - 1 0 1 0 b UART7 transmission - 1 0 1 1 0 b UART7 reception - 1 0 1 1 0 b UART7 reception - 1 0 1 1 1 b - - -		Timer A3	-
0 1 0 0 0 b Timer B1 Timer B4 0 1 0 0 1 b Timer B2 Timer B5 0 1 0 1 0 b UART0 transmission - 0 1 0 1 1 b UART0 reception - 0 1 0 1 0 b UART0 reception - 0 1 1 0 b UART2 transmission - 0 1 1 0 b UART2 transmission - 0 1 1 0 b UART2 reception - 0 1 1 1 0 b A/D converter - 0 1 1 1 1 b UART1 transmission - 0 1 1 1 1 b UART1 transmission - 1 0 0 0 0 b UART1 reception Falling edge of INT6 pin 1 0 0 0 1 b UART5 transmission Both edges of INT6 pin 1 0 0 1 0 b UART6 transmission - 1 0 1 0 b UART6 reception - 1 0 1 0 b UART7 transmission - 1 0 1 1 0 b UART7 reception - 1 0 1 1 0 b UART7 reception - 1 0 1 1 0 b UART7 reception - 1 0 1 1 1 b - -	00110b	Timer A4	Both edges of INT2 pin
0 1 0 0 1 b Timer B2 Timer B5 0 1 0 1 0 b UART0 transmission - 0 1 0 1 1 b UART0 reception - 0 1 0 1 0 b UART0 reception - 0 1 1 0 0 b UART2 transmission - 0 1 1 0 b UART2 transmission - 0 1 1 0 b UART2 reception - 0 1 1 0 b A/D converter - 0 1 1 1 0 b A/D converter - 0 1 1 1 1 b UART1 transmission - 1 0 0 0 0 b UART1 reception Falling edge of INT6 pin 1 0 0 0 1 b UART5 transmission Both edges of INT6 pin 1 0 0 1 0 b UART6 transmission - 1 0 1 0 b UART6 reception - 1 0 1 0 b UART7 transmission - 1 0 1 1 0 b UART7 reception - 1 0 1 1 0 b UART7 reception - 1 0 1 1 0 b UART7 reception - 1 0 1 1 1 b - - - 1 1 1 X X X b - - <t< td=""><td>00111b</td><td>Timer B0</td><td>Timer B3</td></t<>	00111b	Timer B0	Timer B3
0 1 0 1 0 b UART0 transmission - 0 1 0 1 1 b UART0 reception - 0 1 1 0 0 b UART2 transmission - 0 1 1 0 0 b UART2 transmission - 0 1 1 0 1 b UART2 transmission - 0 1 1 0 1 b UART2 transmission - 0 1 1 1 0 b A/D converter - 0 1 1 1 1 b UART1 transmission - 0 1 1 1 1 b UART1 transmission - 1 0 0 0 0 b UART1 reception Falling edge of INT6 pin 1 0 0 0 1 b UART5 transmission Both edges of INT6 pin 1 0 0 1 0 b UART6 transmission - 1 0 1 0 b UART6 reception - 1 0 1 0 b UART7 transmission - 1 0 1 1 0 b UART7 reception - 1 0 1 1 0 b UART7 reception - 1 0 1 1 0 b UART7 reception - 1 0 1 1 1 b - - - 1 0 1 1 1 b - - -	01000b	Timer B1	Timer B4
01011b UART0 reception - 01100b UART2 transmission - 01101b UART2 reception - 01110b A/D converter - 01111b UART1 transmission - 01111b UART1 transmission - 10000b UART1 reception Falling edge of INT6 pin 10001b UART5 transmission Both edges of INT6 pin 10010b UART5 reception - 10010b UART6 transmission - 10100b UART6 reception - 10101b UART6 reception - 10101b UART7 transmission - 10110b UART7 transmission - 10111b UART7 reception - 10111b - - - 10111b - - -	01001b	Timer B2	Timer B5
0 1 1 0 0 b UART2 transmission - 0 1 1 0 1b UART2 reception - 0 1 1 1 0 b A/D converter - 0 1 1 1 1 b UART1 transmission - 0 1 1 1 1 b UART1 transmission - 1 0 0 0 0 b UART1 reception Falling edge of INT6 pin 1 0 0 0 1 b UART5 transmission Both edges of INT6 pin 1 0 0 1 0 b UART5 reception - 1 0 0 1 0 b UART6 transmission - 1 0 1 0 b UART6 reception - 1 0 1 0 b UART7 transmission - 1 0 1 1 0 b UART7 reception - 1 0 1 1 0 b UART7 reception - 1 0 1 1 0 b UART7 reception - 1 0 1 1 0 b UART7 reception - 1 0 1 1 1 b - - - 1 1 X X X b - - -			-
0 1 1 0 1b UART2 reception - 0 1 1 1 0 b A/D converter - 0 1 1 1 1 b UART1 transmission - 1 0 0 0 0 b UART1 reception Falling edge of INT6 pin 1 0 0 0 1 b UART5 transmission Both edges of INT6 pin 1 0 0 1 0 b UART5 reception - 1 0 0 1 0 b UART6 transmission - 1 0 1 0 b UART6 reception - 1 0 1 0 b UART6 reception - 1 0 1 0 b UART7 transmission - 1 0 1 1 0 b UART7 reception - 1 0 1 1 0 b UART7 reception - 1 0 1 1 0 b UART7 reception - 1 0 1 1 1 b - - 1 1 X X X b - -	01011b	•	-
0 1 1 1 0 bA/D converter-0 1 1 1 1 bUART1 transmission-1 0 0 0 0 bUART1 receptionFalling edge of INT6 pin1 0 0 0 1 bUART5 transmissionBoth edges of INT6 pin1 0 0 1 0 bUART5 reception-1 0 0 1 1 bUART6 transmission-1 0 1 0 bUART6 reception-1 0 1 0 0 bUART6 reception-1 0 1 0 bUART6 reception-1 0 1 0 bUART7 transmission-1 0 1 1 0 bUART7 reception-1 0 1 1 1 b1 1 1 X X X b	01100b	UART2 transmission	-
01111bUART1 transmission-10000bUART1 receptionFalling edge of INT6 pin10001bUART5 transmissionBoth edges of INT6 pin10010bUART5 reception-10011bUART6 transmission-10100bUART6 reception-10101bUART7 transmission-10110bUART7 transmission-10111bUART7 reception-10111b10111b11XXXb		UART2 reception	-
1 0 0 0 0 bUART1 receptionFalling edge of INT6 pin1 0 0 0 1 bUART5 transmissionBoth edges of INT6 pin1 0 0 1 0 bUART5 reception-1 0 0 1 1 bUART6 transmission-1 0 1 0 0 bUART6 reception-1 0 1 0 0 bUART7 transmission-1 0 1 0 1 bUART7 transmission-1 0 1 1 0 bUART7 transmission-1 0 1 1 0 bUART7 reception-1 0 1 1 1 b1 1 1 X X X b	01110b	A/D converter	-
1 0 0 0 1 bUART5 transmissionBoth edges of INT6 pin1 0 0 1 0 bUART5 reception-1 0 0 1 1 bUART6 transmission-1 0 1 0 0 bUART6 reception-1 0 1 0 1 bUART6 reception-1 0 1 0 1 bUART7 transmission-1 0 1 1 0 bUART7 reception-1 0 1 1 0 bUART7 reception-1 0 1 1 1 b1 1 1 X X X b	01111b	UART1 transmission	-
10010b UART5 reception - 10011b UART6 transmission - 1010b UART6 reception - 1010b UART6 reception - 1010b UART7 transmission - 10110b UART7 reception - 10110b UART7 reception - 10111b - - 10111b - -	10000b	UART1 reception	Falling edge of INT6 pin
10011b UART6 transmission - 10100b UART6 reception - 10101b UART7 transmission - 10110b UART7 transmission - 101110b UART7 reception - 10111b - - 11XXXb - -	10001b	UART5 transmission	Both edges of INT6 pin
10100b UART6 reception - 10101b UART7 transmission - 10110b UART7 reception - 10111b - - 11XXXb - -	10010b	•	-
1 0 1 0 1 b UART7 transmission - 1 0 1 1 0 b UART7 reception - 1 0 1 1 1 b - - 1 1 X X X b - -	10011b	UART6 transmission	-
10110b UART7 reception - 10111b - - 11XXXb - -	10100b	UART6 reception	-
10111b – – 11XXXb – – –	10101b	UART7 transmission	-
11XXXb – –		UART7 reception	-
		-	-
		-	-

Table 14.4 DMA2 Register

X indicates 0 or 1. - indicates no setting.

Table 14.5 DMA3 Register

DSEL4 to DSEL0	DMS = 0 (Basic Factor of Request)	DMS = 1 (Extended Factor of Request)
0 0 0 0 0 b	Falling edge of INT3 pin	-
00001b	Software trigger	-
00010b	Timer A0	-
0 0 0 1 1 b	Timer A1	-
00100b	Timer A2	-
00101b	Timer A3	SI / O3
00110b	Timer A4	SI / O4
00111b	Timer B0	Both edges of INT3 pin
01000b	Timer B1	-
01001b	Timer B2	-
01010b	UART0 transmission	-
01011b	UART0 reception / ACK0	-
01100b	UART2 transmission	-
0 1 1 0 1b	UART2 reception / ACK2	-
01110b	A/D converter	-
01111b	UART1 reception / ACK1	-
10000b	UART1 transmission	Falling edge of INT7 pin
10001b	UART5 transmission	Both edges of INT7 pin
10010b	UART5 reception / ACK5	-
10011b	UART6 transmission	-
10100b	UART6 reception / ACK6	-
10101b	UART7 transmission	-
10110b	UART7 reception / ACK7	-
10111b	-	-
1 1 X X X b	-	-

X indicates 0 or 1. - indicates no setting.



Notes :

1. The DMAS bit can be set to 0 by writing a 0 in a program (This bit remains unchanged even if 1 is written). 2. Set at least either the DAD bit or DSD bit to 0 (address direction fixed).

Figure 14.3 Registers DM0CON, DM1CON, DM2CON, and DM3CON



Figure 14.4 Registers SAR0, SAR1, SAR2, SAR3, DAR0, DAR1, DAR2, DAR3, TCR0, TCR1, TCR2, and TCR3

14.1 Transfer Cycles

Transfer cycle is composed of a bus cycle to read data from source address (source read) and a bus cycle to write data to destination address (destination write). The number of read and write bus cycles depends on source and destination addresses. During memory extension and microprocessor modes, it is also affected by the BYTE pin level. Furthermore, the bus cycle itself is extended by a software wait or RDY signal.

14.1.1 Effect of Source and Destination Addresses

When a 16-bit data is transferred with a 16-bit data bus and a source address starts with an odd address, source-read cycle is incremented by one bus cycle, compared to a source address starting with an even address.

When a 16-bit data is transferred with a 16-bit data bus and a destination address starts with an odd address, destination-write cycle is incremented by one bus cycle, compared to a destination address starting with an even address.

14.1.2 Effect of BYTE Pin Level

During memory extension and microprocessor modes, if 16 bits of data are to be transferred on an 8-bit data bus (input on the BYTE pin = high), the operation is accomplished by transferring 8 bits of data twice. Therefore, this operation requires two bus cycles to read data and two bus cycles to write data. Furthermore, if the DMAC is to access the internal area (internal ROM, internal RAM, or SFR), unlike in the case of the CPU, the DMAC does it through the data bus width selected by the BYTE pin.

14.1.3 Effect of Software Wait

For memory or SFR accesses in which one or more software wait states are inserted, the number of bus cycles required for that access increases by an amount equal to software wait states.

14.1.4 Effect of RDY Signal

During memory extension and microprocessor modes, DMA transfers to and from an external area are affected by the $\overline{\text{RDY}}$ signal. Refer to **8.2.6** "**RDY Signal**".

Figure 14.5 shows the example of the Transfer Cycles for Source Read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating transfer cycles, take into consideration each condition for the source read and the destination write cycle, respectively. For example, when data is transferred in 16 bit units using an 8-bit bus ((2) on Figure 14.5), two source read bus cycles and two destination write bus cycles are required.

									-									
Address bus	CPU	use		ource		Dest	ination		Dun cy	nmy cle			CPU	use				
RD signal																		
WR signal																		
Data bus	CP	U use		S	ource		Dest	ination			nmy cle		CPU	use				
(2) When the transfer								addr	ess o	of tra	nsfe	r is a	n od	d ad	ldres	s, or	whe	n the
BCLK																		
Address bus	CPU	use	S	ource	Sour	ce + 1		Des	tinatio	n/		nmy cle			CPU	use		
RD signal																		
WR signal															1	+		
Data bus	CP	U use	•	X So	urce	Sour	ce + 1		Dest	inatior]		nmy cle /		CPU	use	•	•
BCLK Address	CPU	use		Sou	irce			Des	tinatio		Dur cy	nmy cle		c	PU us	e		
bus					1													i i
RD signal																		
RD signal												Dur	nmv					
RD signal WR signal Data bus		U use	cvcle		Sou)	has		tinatio	/	∖_су	nmy cle		CPU us	e		
RD signal			cycle	unde			n (2)	has			/	∖_су	cle_/		CPU us	e		
RD signal WR signal Data bus (4) When the		e read		unde	r con			has (one \		/	∖_су	erted		V Dur	e mmy rcle		PU use
RD signal WR signal Data bus (4) When the BCLK Address	e source	e read	cycle		r con				one \		/	inse	erted		V Dur] mmy \		PU use
RD signal WR signal Data bus (4) When the BCLK Address bus	e source	e read	cycle		r con				one \		/	inse	erted		V Dur] mmy \		PU use

14.2 DMA Transfer Cycles

The number of DMA transfer cycles can be calculated as follows. Table 14.6 lists the DMAC Transfer Cycles. Table 14.7 lists the Coefficients j and k.

Number of transfer cycles per transfer unit = Number of read cycles × j + Number of write cycles × k

Transfer Unit	Bus Width	Access	Access Single-Chip Mode			Memory Expansion Mode Microprocessor Mode		
Transier Offic	Bus Width	Address	No. of Read	No. of Write	No. of Read	No. of Write		
			Cycles	Cycles	Cycles	Cycles		
8-bit Transfers	16-bit	Even	1	1	1	1		
(DMBIT= 1)	(BYTE = "L")	Odd	1	1	1	1		
	8-bit (BYTE = "H")	Even	-	-	1	1		
		Odd	-	-	1	1		
16-bit Transfers	16-bit	Even	1	1	1	1		
(DMBIT= 0)	(BYTE = "L")	Odd	2	2	2	2		
	8-bit	Even	-	-	2	2		
	(BYTE = "H")	Odd	-	-	2	2		

Table 14.6 DMAC Transfer Cycles

- indicates that no condition exists.

Table 14.7 Coefficients j and k

		Internal Area				Internal Area External Area							
		rnal ROM, RAM SFR Separate Bus				М	ultiplex B	us					
	No Wait	With	1-Wait	2-Wait	No Wait	V	/ith Wait (1)	V	/ith Wait (1)		
	no man	Wait	(2)	(2)	no nan	1-Wait	2-Wait	3-Wait	1-Wait	2-Wait	3-Wait		
j	1	2	2	3	1	2	3	4	3	3	4		
k	1	2	2	3	2	2	3	4	3	3	4		

Notes:

1. It depends on the set value of the CSE register.

2. It depends on the set value of the PM20 bit in the PM2 register.

14.3 DMA Enabled

When a data transfer starts after setting the DMAE bit in the DMiCON register (i = 0 to 3) to 1 (enabled), the DMAC operates as follows:

- (1) Reload the forward address pointer with the SARi register value when the DSD bit in the DMiCON register is 1 (forward) or the DARi register value when the DAD bit in the DMiCON register is 1 (forward).
- (2) Reload the DMAi transfer counter with the DMAi transfer counter reload register value.

If the DMAE bit is set to 1 again while it remains set, the DMAC performs the above operation. However, if a DMA request may occur simultaneously when the DMAE bit is being written, follow the steps below.

Step 1: Write 1 to the DMAE bit and DMAS bit in the DMiCON register simultaneously.

Step 2: Make sure that the DMAi is in an initial state as described above (1) and (2) in a program.

If the DMAi is not in an initial state, the above steps should be repeated.

14.4 DMA Request

The DMAC can generate a DMA request as triggered by the factor of request that is selected with the DMS bit and bits DSEL4 to DSEL0 in the DMiSL register (i = 0 to 3) on either channel. Table 14.1 lists the Timing at Which the DMAS Bit Changes State.

Whenever a DMA request is generated, the DMAS bit is set to 1 (DMA requested) regardless of whether or not the DMAE bit is set. If the DMAE bit is set to 1 (enabled) when this occurs, the DMAS bit is set to 0 (DMA not requested) immediately before a data transfer starts. This bit cannot be set to 1 in a program (it can only be set to 0).

The DMAS bit may be set to 1 when the DMS bit or bits DSEL4 to DSEL0 change state. Therefore, always be sure to set the DMAS bit to 0 after changing the DMS bit or bits DSEL4 to DSEL0.

Because if the DMAE bit is 1, a data transfer starts immediately after a DMA request is generated, the DMAS bit in almost all cases is 0 when read in a program. Read the DMAE bit to determine whether the DMAC is enabled.

DMA Factor	DMAS Bit in the DMiCON Register							
	Timing at which the bit is set to 1	Timing at which the bit is set to 0						
Software Trigger	When the DSR bit in the DMiSL register is set to 1	 Immediately before a data transfer starts 						
Peripheral Function	When the interrupt control register for the peripheral function that is selected by bits DSEL4 to DSEL0 and DMS in the DMiSL register has its IR bit set to 1	• When set by writing a 0 in a program						

Table 14.8	Timing at Which the DMAS Bit Changes State
------------	--

i = 0 to 3

14.5 Channel Priority and DMA Transfer Timing

If several channels of DMA0 to DMA3 are enabled and DMA transfer request signals are detected active in the same sampling period (one period from a falling edge to the next falling edge of BCLK), the DMAS bit on each channel is set to 1 (DMA requested) at the same time. In this case, the DMA requests are arbitrated according to the channel priority: DMA0 > DMA1 > DMA2 > DMA3. The following describes DMAC operation when DMA0 and DMA1 requests are detected active in the same sampling period. Figure 14.6 shows an example of DMA Transfer by External Factors.

In Figure 14.6, DMA0 request having priority is received first to start a transfer when DMA0 and DMA1 requests are generated simultaneously. After one DMA0 transfer is completed, a bus access privilege is returned to the CPU. When the CPU has completed one bus access, a DMA1 transfer starts. After one DMA1 transfer is completed, the bus access privilege is again returned to the CPU.

In addition, DMA requests cannot be incremented since each channel has one DMAS bit. Therefore, when DMA requests, as DMA1 in Figure 14.6, occurs more than one time, the DMAS bit is set to 0 after getting the bus access privilege. The bus access privilege is returned to the CPU when one transfer is completed.



Refer to 8.2.7 "HOLD Signal" for details about bus access privilege.

Figure 14.6 DMA Transfer by External Factors

15. Timers

Eleven 16-bit timers, each capable of operating independently of the others, can be classified by function as either Timer A (five) and Timer B (six). The count source for each timer acts as a clock, to control such timer operations as counting, reloading, etc. Figure 15.1 shows Timers A and B count source, and Figures 15.2 and 15.3 show block diagrams of Timer A and Timer B configuration, respectively.



Figure 15.1 Timers A and B Count Source



REJ09B0392-0105 Rev.1.05 Mar 17, 2009 **RENESAS** Page 136 of 383



15.1 Timer A

Figure 15.4 shows a Timer A Block Diagram. Figures 15.5 to 15.9 show registers related to Timer A. Timer A supports the following four modes. Except in event counter mode, Timers A0 to A4 all have the same function. Use bits TMOD1 to TMOD0 in the TAiMR register (i = 0 to 4) to select the desired mode.

- Timer Mode
- Event Counter Mode
- The timer counts an internal count source.
- Inter Mode The timer counts pulses from an external device or overflows and underflows of other timers.
- One-shot Timer Mode The timer outputs a pulse only once before it reaches the minimum count 0000h.
- Pulse Width Modulation (PWM) Mode

The timer outputs pulses in a given width successively.



Figure 15.4 Timer A Block Diagram



5. The timer counts pulses from an external device or overflows or underflows in other timers.

Figure 15.5 Registers TA0MR to TA4MR and TA0 to TA4

07 b6 b5 b4 b3 b2 b1 b0	Symbol TABSR	Addre 0320		et
	Bit Symbol	Bit Name	Function	RW
	TA0S	Timer A0 count start flag	0 : Stop counting 1 : Start counting	RW
	TA1S	Timer A1 count start flag		RW
	TA2S	Timer A2 count start flag		RW
	TA3S	Timer A3 count start flag		RW
	TA4S	Timer A4 count start flag		RW
	TB0S	Timer B0 count start flag		RW
	TB1S	Timer B1 count start flag		RW
L	TB2S	Timer B2 count start flag		RW
	Syn UI		Address After Re 0324h 00h	
Jp / Down Flag	UI	DF	0324h 00h	1
	UI Bit Symbol	DF Bit Name	0324h 00h Function 0 : Decrement 1 : Increment	RW
	UI Bit Symbol TA0UD	DF Bit Name Timer A0 up / down flag	0324h 00h Function 0 : Decrement	RW RW
	UI Bit Symbol TA0UD TA1UD	DF Bit Name Timer A0 up / down flag Timer A1 up / down flag	0324h 00h Function 0 : Decrement 1 : Increment Enabled during event counter mode (when not	RW RW RW
	UI Bit Symbol TA0UD TA1UD TA2UD	DF Bit Name Timer A0 up / down flag Timer A1 up / down flag Timer A2 up / down flag	0324h 00h Function 0 : Decrement 1 : Increment Enabled during event counter mode (when not	RW RW RW RW
	UI Bit Symbol TA0UD TA1UD TA2UD TA3UD	DF Bit Name Timer A0 up / down flag Timer A1 up / down flag Timer A2 up / down flag Timer A3 up / down flag	0324h 00h Function 0 : Decrement 1 : Increment Enabled during event counter mode (when not using two-phase pulse signal) 0 : Two-phase pulse signal processing disabled 1 : Two-phase pulse signal processing	RW RW RW RW
	UI Bit Symbol TA0UD TA1UD TA2UD TA3UD TA3UD	DF Bit Name Timer A0 up / down flag Timer A1 up / down flag Timer A2 up / down flag Timer A3 up / down flag Timer A4 up / down flag Timer A2 two-phase pulse signal processing	0324h 00h Function 0 : Decrement 1 : Increment Enabled during event counter mode (when not using two-phase pulse signal) 0 : Two-phase pulse signal processing disabled	RW RW RW RW RW

 When not using the two-phase pulse signal processing function, set the bit corresponding to Timer A2 to Timer A4 to 0.

Figure 15.6 Registers TABSR and UDF

One-Shot Start F	-lag Symbol	Address	After Rese	+
	ONSF	0322h	00h	ι
	Bit Symbol	Bit Name	Function	RW
	TA0OS	Timer A0 one-shot start flag	The timer starts counting by setting this bit to 1 while bits TMOD1 and TMOD0 in the	RW
	TA1OS	Timer A1 one-shot start flag	TAiMR register (i = 0 to 4) = 10b (one-shot timer mode) and the MR2 bit in the TAiMR register = 0 (TAiOS bit enabled). Read as 0	RW
	TA2OS	Timer A2 one-shot start flag		RW
	TA3OS	Timer A3 one-shot start flag		RW
	TA4OS	Timer A4 one-shot start flag		RW
	TAZIE	Z-phase input enable bit	0 : Z-phase input disabled 1 : Z-phase input enabled	RW
	TA0TGL	Timer A0 event / trigger	b7 b6 0 0: Input on TA0IN pin is selected ⁽¹⁾ 0 1 : TB2 is selected ⁽²⁾	RW
	TA0TGH	select bit	1 0: TA4 is selected ⁽²⁾ 1 1: TA1 is selected ⁽²⁾	RW

Notes : 1. Make sure the PD7_1 bit in the PD7 register is set to 0 (input mode).

Trigger Select Register

b7 b6 b5 b4 b3 b2 b1 b0	Symbo TRGSF			After Reset 00h
	Bit Symbol	Bit Name	Function	RW
	TA1TGL	Timer A1 event / trigger select bit	b1 b0 0 0: Input on TA1IN is selected ⁽¹⁾ 0 1: TB2 is selected ⁽²⁾	RW
	TA1TGH		1 0 : TA0 is selected ⁽²⁾ 1 1 : TA2 is selected ⁽²⁾	RW
	TA2TGL	Timer A2 event / trigger select bit	b3 b2 0 0 : Input on TA2IN is selected ⁽¹⁾ 0 1 : TB2 is selected ⁽²⁾	RW
	TA2TGH		1 0 : TA1 is selected ⁽²⁾ 1 1 : TA3 is selected ⁽²⁾	RW
	TA3TGL	Timer A3 event / trigger select bit	 b5 b4 0 0 : Input on TA3IN is selected ⁽¹⁾ 1 : TB2 is selected ⁽²⁾ 	RW
	TA3TGH		1 0 : TA2 is selected ⁽²⁾ 1 1 : TA4 is selected ⁽²⁾	RW
l	TA4TGL	Timer A4 event / trigger select bit	b7 b6 0 0 : Input on TA4IN is selected ⁽¹⁾ 0 1 : TB2 is selected ⁽²⁾	RW
i	TA4TGH		1 0 : TA3 is selected ⁽²⁾ 1 1 : TA0 is selected ⁽²⁾	RW

Notes : 1. Set the port direction bits for the pins TA1IN to TA4IN to 0 (input mode). 2. Overflow or underflow

Figure 15.7 Registers ONSF and TRGSR



5 b4 b3 b2 b1 b0	Symbo TACS			
	Bit Symbol	Bit Name	Function	RW
	TCS0	TA4 count source select bit	b2 b1 b0 0 0 0 : f1TIMAB or f2TIMAB ⁽¹⁾ 0 0 1 : f8TIMAB	RW
· · · · · · · · · · · · · · · · · · ·	TCS1		0 1 0 : f32TIMAB 0 1 1 : f64TIMAB 1 0 0 : Do not set	RW
	TCS2		1 0 1 : fOCO-S 1 1 0 : fC32 1 1 1 : Do not set	RW
	TCS3	TA4 count source option specified bit	1 : TCK0, TCK1 enabled, TCS0 to TCS2 disabled 0 : TCK0, TCK1 disabled, TCS0 to TCS2 enabled	RW
			8	
lote : 1. Set this valu	(b7-b4) ue at the PCI	No register bits. If necessary,	set to 0. Read as undefined value.	
1. Set this value	ue at the PCI	K0 bit in the PCLKR register. Function Select R Address		
1. Set this value A Wavefor	ue at the PCI orm Outp Symbol	-K0 bit in the PCLKR register. Put Function Select R Address	egister After R	
1. Set this valu A Wavefo	e at the PCI orm Outp Symbol TAPOF	K0 bit in the PCLKR register. Fut Function Select R Address S 01D5h	egister After R XXX00 Function 0 : Output waveform "H" active	000b RW
Set this value Wavefo	ue at the PCI orm Outp Symbol TAPOF	-K0 bit in the PCLKR register. Put Function Select R Address S 01D5h Bit Name	egister After R XXX00 Function	000b RW RW
1. Set this value A Wavefo	ue at the PCI orm Outp Symbol TAPOF: Bit Symbol POFS0	-K0 bit in the PCLKR register. Put Function Select R Address S 01D5h Bit Name TA0OUT output polar control bit	egister After R XXX00 Function 0 : Output waveform "H" active 1 : Output waveform "L" active	000b RW RW RW
1. Set this value A Wavefor	ue at the PCI orm Outp Symbol TAPOF: Bit Symbol POFS0 POFS1	-K0 bit in the PCLKR register. Put Function Select R Address S 01D5h Bit Name TA0OUT output polar control bit TA1OUT output polar control bit	egister After R XXX00 Function 0 : Output waveform "H" active 1 : Output waveform "L" active	000b RW RW RW RW
1. Set this value or A Wavefo	ue at the PCI Symbol TAPOF Bit Symbol POFS0 POFS1 POFS2	-K0 bit in the PCLKR register. Put Function Select R Address S 01D5h Bit Name TA0OUT output polar control bit TA1OUT output polar control bit TA2OUT output polar control bit	egister After R XXX00 Function 0 : Output waveform "H" active 1 : Output waveform "L" active (output reversed)	000b



15.1.1 Timer Mode

In timer mode, the timer counts a count source generated internally. Table 15.1 lists the Specifications in Timer Mode. Figure 15.10 shows TAiMR Register in Timer Mode.

Item	Specification		
Count Source	f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, fOCO-S, fC32		
Count Operation	 Decrement When the timer underflows, it reloads the reload register contents and continues counting 		
Divide Ratio	1 / (n+1) n: set value of TAi register 0000h to FFFFh		
Count Start Condition	Set the TAiS bit in the TABSR register to 1 (start counting)		
Count Stop Condition	Set the TAiS bit to 0 (stop counting)		
Interrupt Request Generation Timing	Timer underflow		
TAIIN Pin Function	I/O port or gate input		
TAIOUT Pin Function	I/O port or pulse output		
Read from Timer	Count value can be read by reading the TAi register		
Write to Timer	 When not counting Value written to the TAi register is written to both reload register and counter When counting Value written to the TAi register is written to only reload register (Transferred to counter when reloaded next) 		
Select Function	 Gate function Counting can be started and stopped by an input signal to the TAilN pin Pulse output function Whenever the timer underflows, the output polarity of TAiOUT pin is inverted. When the TAiS bit is set to 0 (stop counting), the pin outputs low.(when the POFS1 bit in the TAPOFS register is set to 1, the timer outputs high.) Waveform output select function The output polarity of the TAiOUT pin is selected. 		

Table 15.1	Specifications in Timer Mode
------------	------------------------------

i = 0 to 4



Figure 15.10 TAIMR Register in Timer Mode

15.1.2 Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Timers A2, A3, and A4 can count two-phase external signals. Table 15.2 lists the Specifications in Event Counter Mode (When Not Processing Two-Phase Pulse Signal). Figure 15.11 shows the TAiMR Register in Event Counter Mode (when not using two-phase pulse signal processing).

Item	Specification
Count Source	• External signals input to the TAilN pin (effective edge can be selected)
	 Timer B2 overflows or underflows,
	Timer Aj (j = i - 1, except j = 4 if i = 0) overflows or underflows,
	Timer Ak (k = i + 1, except k=0 if i = 4) overflows or underflows
Count Operation	 Increment or decrement can be selected by program.
	When the timer overflows or underflows, it reloads the reload register
	contents and continues counting. When operating in free-running mode, the
	timer continues counting without reloading.
Divide Ratio	 1/ (FFFFh - n + 1) for increment
	 1/ (n + 1) for decrement
	n: set value of the TAi register 0000h to FFFFh
Count Start Condition	Set the TAiS bit in the TABSR register to 1 (start counting)
Count Stop Condition	Set the TAiS bit to 0 (stop counting)
Interrupt Request	Timer overflow or underflow
Generation Timing	
TAIIN Pin Function	I/O port or count source input
TAiOUT Pin Function	I/O port, pulse output
Read from Timer	Count value can be read by reading the TAi register
Write to Timer	When not counting
	Value written to the TAi register is written to both reload register and counter
	When counting
	Value written to the TAi register is written to only reload register
	(Transferred to counter when reloaded next)
Select Function	Free-run count function
	Even when the timer overflows or underflows, the reload register content is
	not reloaded to it
	Pulse output function
	Whenever the timer underflows or underflows, the output polarity of the
	TAIOUT pin is inverted. When the TAIS bit is set to 0 (stop counting), the pin
	outputs low. (when the POFS1 bit in the TAPOFS register is set to 1, the
	timer outputs high.)
	Waveform output select function
	The output polarity of the TAiOUT pin is selected.

i = 0 to 4

5 b4 b3 b2 b1 b0 0 0 1	•	nbol o TA4MR	Address 0336h to 033Ah	After Reset 00h
	Bit Symbol	Bit Name	Function	RW
	TMOD0	Operation made calent hit	b1 b0	RW
	TMOD1	Operation mode select bit	0 T. Event counter mode (*)	RW
	MR0	Pulse output function select bit	 Pulse is not output (TAiOUT pin functions as I/O port) Pulse is output ⁽³⁾ (TAiOUT pin functions as pulse output 	RW
i	MR1	Count polarity select bit (2)	0 : Counts falling edge of external signal 1 : Counts rising edge of external signal	RW
i	MR2	Write 0 in event counter m	ode	RW
	MR3	Write 0 in event counter m	ode	RW
	ТСК0	Count operation type select bit	0 : Reload type 1 : Free-run type	RW
	TCK1	Can be 0 or 1 when not us	ing two-phase pulse signal processing	RW

Notes :

1. During event counter mode, the count source can be selected using registers ONSF and TRGSR.

2. Valid when bits TAITGH and TAITGL in the ONSF or TRGSR register are 00b (TAIIN pin input).

3. The TA0OUT pin is N-channel open drain output.

Figure 15.11 TAIMR Register in Event Counter Mode (when not using two-phase pulse signal processing)

Table 15.3 lists Specifications in Event Counter Mode (when processing two-phase pulse signal with Timers A2, A3, and A4). Figure 15.12 shows Registers TA2MR to TA4MR in Event Counter Mode (when using two-phase pulse signal processing with Timers A2, A3, and A4).

Table 15.3	Specifications in Event Counter Mode (when processing two-phase pulse signal with
	Timers A2, A3, and A4)

14 6	z, A3, and A4)
Item	Specification
Count Source	Two-phase pulse signals input to TAiIN or TAiOUT pin
Count Operation	 Increment or decrement can be selected by two-phase pulse signal When the timer overflows or underflows, it reloads the reload register contents and continues counting. When operating in free-running mode, the timer continues counting without reloading.
Divide Ratio	 1/ (FFFFh - n + 1) for increment 1/ (n + 1) for decrement n: set value of the TAi register 0000h to FFFFh
Count Start Condition	Set the TAiS bit in the TABSR register to 1 (start counting)
Count Stop Condition	Set the TAiS bit to 0 (stop counting)
Interrupt Request Generation Timing	Timer overflow or underflow
TAiIN Pin Function	Two-phase pulse input
TAiOUT Pin Function	Two-phase pulse input
Read from Timer	Count value can be read by reading Timer A2, A3, or A4 register
Write to Timer	When not counting Value written to the TAi register is written to both reload register and counter When counting Value written to the TAi register is written to only reload register (Transferred to counter when reloaded next)
Select Function ⁽¹⁾	Normal processing operation (Timer A2 and Timer A3) The timer increments rising edges or decrements falling edges on the TAjIN pin when input signals on the TAjOUT pin is "H".
	TAjIN Increment Increment Decrement Decrement Decrement
	Multiply-by-4 processing operation (Timer A3 and Timer A4) If the phase relationship is such that TAkIN pin goes "H" when the input signal on the TAk- OUT pin is "H," the timer increments rising and falling edges on pins TAkOUT and TAkIN. If the phase relationship is such that the TAkIN pin goes "L" when the input signal on the TAk- OUT pin is "H," the timer counts down rising and falling edges on pins TAkOUT and TAkIN.
	TAKIN Increment all edges Increment all edges Increment all edges Decrement all edges
	Counter initialization by Z-phase input (Timer A3) The timer count value is initialized to 0 by Z-phase input.

i = 2 to 4, j = 2, 3, k = 3, 4 Note:

1. Only Timer A3 is selectable. Timer A2 is fixed to normal processing operation, and Timer A4 is fixed to multiply-by-4 processing operation.

b6 b5 b4 b3 b2 b1 b0 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1<	Symbol TA2MR to T		ddress 3h to 033Ah	After Reset 00h
	Bit Symbol	Bit Name	Function	RW
	TMOD0	On anotice, made cale at hit	b1 b0	RW
· · · · · · · · · · · · · · · · · · ·	TMOD1	 Operation mode select bit 	0 1 : Event counter mode	RW
	MR0	Set to 0 to use two-phase pulse signal processing		
	MR1	Set to 0 to use two-phase pulse signal processing		
	MR2	Set to 1 to use two-phase pulse signal processing		RW
	MR3	Set to 0 to use two-phase pu	se signal processing	RW
	тско	Count operation type select bit	0 : Reload type 1 : Free-run type	RW
	TCK1	Two-phase pulse signal processing operation type select bit ^(1, 2)	0 : Normal processing operation 1 : Multiply-by-4 processing oper	ation

Notes :

1. The TCK1 bit can be set only for Timer A3 mode register. No matter how this bit is set, Timers A2 and A4 always operate in normal processing mode and x4 processing mode, respectively.

2. To use two-phase pulse signal processing mode and x4 processing mode, respectively.
2. To use two-phase pulse signal processing, following the register setting below:
Set the TAiP bit in the UDF register to 1 (two-phase pulse signal processing function enabled).
Set bits TAiTGH and TAiTGL in the TRGSR register to 00b (TAilN pin input).

• Set the port direction bits for TAIIN and TAIOUT to 0 (input mode).

Figure 15.12 Registers TA2MR to TA4MR in Event Counter Mode (when using two-phase pulse signal processing with Timers A2, A3, and A4)

15.1.2.1 Counter Initialization by Two-Phase Pulse Signal Processing

This function initializes the timer count value to 0 by Z-phase (counter initialization) input during twophase pulse signal processing.

This function can only be used in Timer A3 event counter mode during two-phase pulse signal processing, free-running type, multiply-by-4 processing, with Z phase entered from the ZP pin.

Counter initialization by Z-phase input is enabled by writing 0000h to the TA3 register and setting the TAZIE bit in the ONSF register to 1 (Z-phase input enabled).

Counter initialization is accomplished by detecting Z-phase input edge. The active edge can be chosen to be the rising or falling edge by using the POL bit in the INT2IC register. The Z-phase pulse width applied to the \overline{ZP} pin must be equal to or greater than one clock cycle of Timer A3 count source.

The counter is initialized at the next count timing after recognizing Z-phase input. Figure 15.13 shows the Relationship between the Two-Phase Pulse (A Phase and B Phase) and the Z Phase.

If Timer A3 overflow or underflow coincides with the counter initialization by Z phase input, a Timer A3 interrupt request is generated twice in succession. Do not use Timer A3 interrupt when using this function.



Figure 15.13 Relationship between the Two-Phase Pulse (A Phase and B Phase) and the Z Phase

15.1.3 One-Shot Timer Mode

In one-shot timer mode, the timer is activated only once by one trigger. When the trigger occurs, the timer starts up and continues operating for a given period. Table 15.4 lists the Specifications in One-shot Timer Mode Figure 15.14 shows the TAiMR Register in One-Shot Timer Mode.

Item	Specification
Count Source	f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, fOCO-S, fC32
Count Operation	 Decrement When the counter reaches 0000h, it stops counting after reloading a new value. If a trigger occurs when counting, the timer reloads a new count and restarts counting.
Divide Ratio	1/nn: set value of the TAi register0000h to FFFFhHowever, the counter does not work if the divide-by-n value is set to 0000h.
Count Start Condition	 The TAiS bit in the TABSR register = 1 (start counting) and one of the following triggers occurs. External trigger input from the TAiIN pin Timer B2 overflow or underflow, Timer Aj (j = i - 1, except j = 4 if i = 0) overflow or underflow, Timer Ak (k = i + 1, except k = 0 if i = 4) overflow or underflow The TAiOS bit in the ONSF register is set to 1 (timer starts)
Count Stop Condition	 When the counter is reloaded after reaching 0000h The TAiS bit is set to 0 (stop counting)
Interrupt Request Generation Timing	When the counter reaches 0000h
TAiIN Pin Function	I/O port or trigger input
TAiOUT Pin Function	I/O port or pulse output
Read from Timer	An indeterminate value is read by reading the TAi register
Write to Timer	 When not counting and until the 1st count source is input after counting starts Value written to the TAi register is written to both reload register and counter When counting (after 1st count source input) Value written to the TAi register is written to only reload register (Transferred to counter when reloaded next)
Select Function	 Pulse output function The timer outputs low when not counting and high when counting. (when the POFS1 bit in the TAPOFS register and is set to 1 the timer does not count, the timer outputs high. When the timer counts, the timer outputs low.) Waveform output select function The output polarity of the TAiOUT pin is selected.

Table 15.4 Specifications in One-shot Timer Mode

i = 0 to 4

Timer Ai Mode F	Register	(i = 0 to 4)		
b7 b6 b5 b4 b3 b2 b1 b0	,	nbol o TA4MR	Address A 0336h to 033Ah	fter Reset 00h
	Bit Symbol	Bit Name	Function	RW
	TMOD0	Operation mode select bit	b1 b0 1 0 : One-shot timer mode	RW
	TMOD1			RW
	MR0	Pulse output function select bit	0 : No pulse output (TAiOUT pin functions as I/O port) 1 : Pulse output ⁽¹⁾ (TAiOUT pin functions as a pulse out pin)	RW
	MR1	External trigger select bit ⁽²⁾	0 : Falling edge of input signal to TAilN pi 1 : Rising edge of input signal to TAilN pi	
	MR2	Trigger select bit	0 : TAiOS bit enabled 1 : Selected by bits TAiTGH and TAiTGL	RW
	MR3	Set to 0 in one-shot timer r	node	RW
	TCK0	Count source select bit ⁽⁵⁾	b7 b6 0 0 : f1TIMAB or f2TIMAB ⁽⁴⁾ 0 1 : f8TIMAB	RW
	TCK1		1 0:f32TIMAB 1 1:fC32	

Notes :

1. The TA0OUT pin is N-channel open drain output.

Valid when bits TAiTGH and TAiTGL in the ONSF register or TRGSR register are set to 00b (TAiIN pin input).
 Set the port direction bit for the TAiIN pin to 0 (input mode).

4. Selected by the PCLK0 bit in the PCLKR register.5. Valid when the TCS3 bit or TCS7 bit in registers TACS0 to TACS2 is set to 0 (TCK0, TCK1 enabled).

Figure 15.14 TAIMR Register in One-Shot Timer Mode

15.1.4 PWM Mode (Pulse Width Modulation Mode)

In PWM mode, the timer outputs pulses of a given width in succession. The counter functions as either 16-bit pulse width modulator or 8-bit pulse width modulator. Table 15.5 lists the Specifications in PWM Mode. Figure 15.15 shows TAIMR Register in PWM Mode. Figures 15.16 and 15.17 show an Example of 16-Bit Pulse Width Modulator Operation and 8-bit Pulse Width Modulator Operation, respectively.

Item	Specification
Count Source	f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, fOCO-S, fC32
Count Operation	 Decrement (operating as an 8-bit or a 16-bit pulse width modulator) The timer reloads a new value on a rising edge of PWM pulse and continues counting. (when output waveform low active is selected, the timer reloads on a falling edge and continues counting. (i = 1 to 4)) The timer is not affected by a trigger that occurs during counting.
16-bit PWM	 Pulse width n / fj n: set value of the TAi register Cycle time (2¹⁶ - 1) / fj fixed fj: count source frequency (1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, f0CO-S, fC32)
8-bit PWM	 Pulse width n × (m+1) / fj n: set value of the TAi register high-order address Cycle time (2⁸-1) × (m+1) / fj m: set value of the TAi register low-order address
Count Start Condition	 The TAiS bit of the TABSR register is set to 1 (start counting) The TAiS bit = 1 and external trigger input from the TAiIN pin The TAiS bit = 1 and one of the following external triggers occurs Timer B2 overflow or underflow, Timer Aj (j = i - 1, except j = 4 if i = 0) overflow or underflow, Timer Ak (k = i + 1, except k = 0 if i = 4) overflow or underflow
Count Stop Condition	The TAiS bit is set to 0 (stop counting)
Interrupt Request Generation Timing	On the falling edge of PWM pulse (when the POFSI bit is set to "1", on a rising edge)
TAIIN Pin Function	I/O port or trigger input
TAiOUT Pin Function	Pulse output
Read from Timer	An indeterminate value is read by reading the TAi register
Write to Timer	 When not counting Value written to the TAi register is written to both reload register and counter When counting Value written to the TAi register is written to only reload register (Transferred to counter when reloaded next)
Select Function	 Pulse output function The timer outputs low when not counting and the timer outputs a PWM pulse when counting. (when the POFS1 bit is set to 1 and the timer does not count, the timer outputs high.) Waveform output select function The output polarity of the TAiOUT pin is selected.

i = 0 to 4

6 b5 b4 b3 b2 b1 b0	Symbol TA0MR to TA4MR			r Reset 00h
	Bit Symbol	Bit Name	Function	RW
	TMOD0	Operation mode select bit	b1 b0 1 1 : PWM mode	RW
	TMOD1			RW
	MR0	Pulse output function select bit ⁽⁴⁾	 0 : No pulse output (TAiOUT pin functions as I/O port) 1 : Pulse output ⁽¹⁾ (TAiOUT pin functions as a pulse output pin) 	RW
	MR1	External trigger select bit ⁽²⁾	0 : Falling edge of input signal to TAilN pin ⁽³ 1 : Rising edge of input signal to TAilN pin ⁽³	
	MR2	Trigger select bit	0 : Write 1 to the TAiS bit in the TABSR register 1 : Selected by bits TAiTGH and TAiTGL	RW
	MR3	16 / 8-bit PWM mode select bit	0 : Functions as a 16-bit pulse width modulator 1 : Functions as an 8-bit pulse width modulator	RW
	TCK0		b7 b6 0 0 : f1TIMAB or f2TIMAB ⁽⁵⁾	
	TCK1	Count source select bit ⁽⁶⁾	0 1 : f8TIMAB 1 0 : f32TIMAB 1 1 : fC32	RW

Notes :

1. The TA0OUT pin is N-channel open drain output.

2. Valid when bits TAiTGH and TAiTGL bit in the ONSF register or TRGSR register are set to 00b (TAiIN pin input).

3. Set the port direction bit for the TAilN pin to 0 (input mode).

4. Set this bit to 1 (pulse output) to output PWM pulse.

5. Selected by the PCLK0 bit in the PCLKR register.

6. Valid when the TCS3 bit or TCS7 bit in registers TACS0 to TACS2 is set to 0 (TCK0, TCK1 enabled).





Figure 15.16 Example of 16-Bit Pulse Width Modulator Operation



Figure 15.17 Example of 8-Bit Pulse Width Modulator Operation

15.2 Timer B

Figure 15.18 shows Timer B Block Diagram. Figures 15.19 to 15.21 show registers related to Timer B. Timer B supports the following three modes. Use bits TMOD1 and TMOD0 in the TBiMR register (i = 0 to 5) to select the desired mode.

- Timer Mode
- Event Counter Mode
- : The timer counts an internal count source.
- :The timer counts pulses from an external device or overflows or underflows of other timers.
- Pulse Period, Pulse Width Measurement Mode

:The timer measures pulse period or pulse width of an external signal.



Figure 15.18 Timer B Block Diagram



Figure 15.19 Register TB0MR to TB5MR and TB0 to TB5



Figure 15.20 Register TABSR, TBSR, and CPSRF
b7 b6 b5 b4 b3 b2 b1 b0	Symbo TBCS TBCS	0 010)h
	Bit Symbol	Bit Name	Function	RW
	TCS0	TBi count source select bit	b2 b1 b0 0 0 0:f1TIMAB or f2TIMAB ⁽¹⁾ 0 0 1:f8TIMAB	RW
	- TCS1		0 1 0 : f32TIMAB 0 1 1 : f64TIMAB 1 0 0 : Do not set	RW
· · · · · · · · · · · · · · · · · · ·	TCS2		1 0 1 : fOCO-S 1 1 0 : f C32 1 1 1 : Do not set	RW
	- TCS3	TBi count source option specified bit	1 : TCK0, TCK1 enabled, TCS0 to TCS2 disabled 0 : TCK0, TCK1 disabled, TCS0 to TCS2 enabled	RW
	- TCS4	TBj count source select bit	b6 b5 b4 0 0 0:f1TIMAB or f2TIMAB ⁽¹⁾ 0 0 1:f8TIMAB	RW
 	- TCS5	_	0 1 0:f32TIMAB 0 1 1:f64TIMAB 1 0 0:Do not set 1 0 1:fOCO-S	RW
	TCS6		1 1 0:fC32 1 1 1:Do not set	RW
			1 : TCK0, TCK1 enabled, TCS4 to TCS6	
TBCS0 registe Note : 1. Set this		TBj count source option specified bit TBCS2 register: i = 3 PCLK0 bit in the PCLKR regist	disabled 0 : TCK0, TCK1 disabled, TCS4 to TCS6 enabled , j = 4	RW
Note : 1. Set this	r: i = 0, j = 1 value at the F	TBCS2 register: i = 3 PCLK0 bit in the PCLKR regist Plect Register 1, Time bl Add	disabled 0 : TCK0, TCK1 disabled, TCS4 to TCS6 enabled , j = 4	er 3 Reset
Note : 1. Set this	r: i = 0, j = 1 value at the F Source Se Symbo	specified bit TBCS2 register: i = 3 PCLK0 bit in the PCLKR regist elect Register 1, Time bl Add 1 01	disabled 0 : TCK0, TCK1 disabled, TCS4 to TCS6 enabled , j = 4 ter. er B Count Source Select Regist ress After f	Reset)h
Note : 1. Set this	r: i = 0, j = 1 value at the F Source Se Symbo TBCS	specified bit TBCS2 register: i = 3 PCLK0 bit in the PCLKR regist elect Register 1, Time bl Add 1 01 3 01 Bit Name	disabled 0 : TCK0, TCK1 disabled, TCS4 to TCS6 enabled , j = 4 ter. er B Count Source Select Regist ress After I C9h Xi E9h Xi Function	er 3 Reset
Note : 1. Set this	r: i = 0, j = 1 value at the F Source Se Symbo TBCS TBCS	specified bit TBCS2 register: i = 3 PCLK0 bit in the PCLKR regist elect Register 1, Time bl Add 1 01 3 01	disabled 0 : TCK0, TCK1 disabled, TCS4 to TCS6 enabled 0 : TCK0, TCK1 disabled, TCS4 to TCS6 enabled r, j = 4 ter. er B Count Source Select Regist ress After I C9h Xi E9h Xi Function b2 b1 b0 0 0 1: f1TIMAB or f2TIMAB (1) 0 0 1: f8TIMAB	er 3 Reset Dh RW
Note : 1. Set this	r: i = 0, j = 1 value at the F Source Se Symbo TBCS TBCS Bit Symbol	specified bit TBCS2 register: i = 3 PCLK0 bit in the PCLKR regist elect Register 1, Time bl Add 1 01 3 01 Bit Name	disabled 0 : TCK0, TCK1 disabled, TCS4 to TCS6 enabled 0 : TCK0, TCK1 disabled, TCS4 to TCS6 enabled a, j = 4 ter. er B Count Source Select Regist ress After f C9h Xi E9h Xi Function 52 b2 b1 b0 0 0 1 : f8TIMAB 0 1 1 : f8TIMAB 0 1 1 : f64TIMAB 1 0 0 : Do not set	er 3 Reset
Note : 1. Set this	r: i = 0, j = 1 value at the F Source Se Symbo TBCS TBCS Bit Symbol	specified bit TBCS2 register: i = 3 PCLK0 bit in the PCLKR regist elect Register 1, Time bl Add 1 01 3 01 Bit Name	disabled 0 : TCK0, TCK1 disabled, TCS4 to TCS6 enabled 0 : TCK0, TCK1 disabled, TCS4 to TCS6 enabled a, j = 4 ter. er B Count Source Select Regist ress After I C9h Xi E9h Xi Function b2 b1 b0 0 0 : f1TIMAB or f2TIMAB (1) 0 0 : f32TIMAB 0 1 : f64TIMAB 1 0 0 : Do not set 1 0 : f0CO-S 1 1 : f022 1 1 : f0232 1 1 : Do not set	er 3 Reset Dh RW RW
Note : 1. Set this	r: i = 0, j = 1 value at the F Source Se Symbol TBCS TBCS Bit Symbol TCS0	specified bit TBCS2 register: i = 3 PCLK0 bit in the PCLKR regist elect Register 1, Time bl Add 1 01 3 01 Bit Name	disabled 0 : TCK0, TCK1 disabled, TCS4 to TCS6 enabled 0 : TCK0, TCK1 disabled, TCS4 to TCS6 enabled , j = 4 ter. er B Count Source Select Regist ress After I C9h Xi E9h Xi Function b2 b1 b0 0 0 1 : f1TIMAB or f2TIMAB (1) 0 0 1 : f8TIMAB 0 1 : f8TIMAB 1 : f64TIMAB 1 0 : D0 not set 1 : 0 : f020-S 1 0 : f022 1 : 0 : f032	er 3 Reset Dh RW RW
Note : 1. Set this	r: i = 0, j = 1 value at the F Source Se Symbol TBCS Bit Symbol TCS0 TCS1 TCS2	specified bit TBCS2 register: i = 3 PCLK0 bit in the PCLKR regist elect Register 1, Time ol Add 1 01 Bit Name TBi count source select bit TBi count source option specified bit	disabled 0 : TCK0, TCK1 disabled, TCS4 to TCS6 enabled 0 : TCK0, TCK1 disabled, TCS4 to TCS6 enabled ier. er B Count Source Select Regist ress After I C9h Xi E9h Xi Function b2 b1 b0 0 0 1:f8TIMAB or f2TIMAB (1) 0 0 1:f8TIMAB 0 1 0:f32TIMAB 0 1 1:f6TIMAB 1 0 1:f32TIMAB 0 1 1:f6TIMAB 1 0 1:f32TIMAB 0 1 1:f6CO-S 1 0 1:D0 not set 1 0 1:D0 not set 1 1 1:D0 not set 1 1:TCK0, TCK1 enabled, TCS0 to TCS2 disabled 0:TCK0, TCK1 disabled, TCS0 to TCS2	er 3 Reset Dh RW RW RW

Figure 15.21 Registers TBCS0, TBCS1, TBCS2, and TBCS3

15.2.1 Timer Mode

In timer mode, the timer counts a count source generated internally. Table 15.6 lists the Specifications in Timer Mode. Figure 15.22 shows the TBiMR Register in Timer Mode.

ltem	Specification			
Count Source	f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, fOCO-S, fC32			
Count Operation	Decrement			
	• When the timer underflows, it reloads the reload register contents and continues			
	counting			
Divide Ratio	1 / (n + 1) n: set value of the TBi register 0000h to FFFFh			
Count Start Condition	Set the TBiS bit ⁽¹⁾ to 1 (start counting)			
Count Stop Condition	Set the TBiS bit to 0 (stop counting)			
Interrupt Request	Timer underflow			
Generation Timing				
TBiIN Pin Function	I/O port			
Read from Timer	Count value can be read by reading the TBi register			
Write to Timer	When not counting			
	Value written to the TBi register is written to both reload register and counter			
	When counting			
	Value written to the TBi register is written to only reload register			
	(Transferred to counter when reloaded next)			

Table 15.6 Specifications in Timer Mode

i = 0 to 5

Note:

1. Bits TB0S to TB2S are assigned to bits 5 to 7 in the TABSR register, and bits TB3S to TB5S are assigned to bits 5 to 7 in the TBSR register.

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	TB0MR t		033Bh to 033Dh 00X	er Reset X0000b X0000b
	Bit Symbol	Bit Name	Function	RW
	TMOD0		b1 b0	RW
	TMOD1	Operation mode select bit	0 0 : Timer mode	RW
	MR0	Set to 0 in timer mode	RW	
	MR1			RW
	_	No register bit. If necessar	ry, set to 0. Read as undefined value	
	MR3	Write 0 in timer mode. Read as undefined value i	n timer mode	RO
	TCK0		b7 b6 0 0 : f1TIMAB or f2TIMAB ⁽¹⁾	RW
	TCK1	Count source select bit ⁽²⁾	0 1 : f8TIMAB 1 0 : f32TIMAB 1 1 : fC32	RW

Figure 15.22 TBiMR Register in Timer Mode

15.2.2 Event Counter Mode

In event counter mode, the timer counts pulses from an external device or overflows and underflows of other timers. Table 15.7 lists the Specifications in Event Counter Mode. Figure 15.23 shows the TBiMR Register in Event Counter Mode.

Item	Specification
Count Source	 External signals input to TBiIN pin (effective edge rising edge, falling edge, or both rising and falling edges) can be selected in a program) Timer Bj overflow or underflow (j = i - 1, except j = 2 if i = 0, j = 5 if i = 3)
Count Operation	 Decrement When the timer underflows, it reloads the reload register contents and continues counting.
Divide Ratio	1 / (n + 1) n: set value of the TBi register 0000h to FFFFh
Count Start Condition	Set the TBiS bit ⁽¹⁾ to 1 (start counting)
Count Stop Condition	Set the TBiS bit to 0 (stop counting)
Interrupt Request Generation Timing	Timer underflow
TBiIN Pin Function	Count source input
Read from Timer	Count value can be read by reading the TBi register.
Write to Timer	 When not counting Value written to the TBi register is written to both reload register and counter When counting Value written to the TBi register is written to only reload register (Transferred to counter when reloaded next)

Table 15.7 Specifications in Event Counter Mode

i = 0 to 5

Note:

1. Bits TB0S to TB2S are assigned to bits 5 to 7 in the TABSR register, and bits TB3S to TB5S are assigned to bits 5 to 7 in the TBSR register.

6 b5 b4 b3 b2 b1 b0 0 1	TB0MR t		033Bh to 033Dh 0	After Reset 00XX0000b 00XX0000b
	Bit Symbol	Bit Name	Function	RW
	TMOD0		b1 b0	RW
	TMOD1	Operation mode select bit	0 1 : Event counter mode	RW
	MR0		b3 b2 0 0 : Counts falling edges of external signal	RW
	MR1	Count polarity select bit ⁽¹⁾	1 0 : Counts falling and rising edges external signal	ignal RW
	_	No register bit. If necessar	1 1 : Do not set to this value y, set to 0. Read as undefined value	
	MR3	Write 0 in event counter m Read as undefined value in		RO
	TCK0	Invalid in event counter mo Set 0 or 1	ude.	RW
	TCK1	Event clock select	 0 : Input from TBiIN pin ⁽²⁾ 1 : TBj overflow or underflow (j = i - 1; however, j = 2 if i = 0, j = 5 if i 	= 3)

2. Set the port direction bit for the TBilN pin to 0 (input mode).

Figure 15.23 TBiMR Register in Event Counter Mode

15.2.3 Pulse Period and Pulse Width Measurement Modes

In pulse period and pulse width measurement mode, the timer measures pulse period or pulse width of an external signal (see **Table 15.8**). Figure 15.24 shows the TBiMR Register in Pulse Period and Pulse Width Measurement Mode. Figure 15.25 shows the Operation Timing when Measuring a Pulse Period. Figure 15.26 shows the Operation Timing when Measuring a Pulse Width.

Item	Specification
Count Source	f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, fOCO-S, fC32
Count Operation	 Increment Counter value is transferred to reload register at an effective edge of measurement pulse. The counter value is set to 0000h to continue counting.
Count Start Condition	Set the TBiS bit ⁽³⁾ to 1 (start counting)
Count Stop Condition	Set the TBiS bit to 0 (stop counting)
Interrupt Request Generation Timing	• When an effective edge of measurement pulse is input ⁽¹⁾ Timer overflow. When an overflow occurs, the MR3 bit in the TBiMR register is set to 1 (overflowed) simultaneously.
TBiIN Pin Function	Measurement pulse input
Read from Timer	Contents of the reload register (measurement result) can be read by reading the TBi register $^{\rm (2)}$
Write to Timer	Value written to the TBi register is written to neither reload register nor counter

i = 0 to 5

Notes:

- 1. Interrupt request is not generated when the first effective edge is input after the timer started counting.
- 2. Value read from the TBi register is indeterminate until the second valid edge is input after the timer starts counting.
- 3. Bits TB0S to TB2S are assigned to bits 5 to 7 in the TABSR register, and bits TB3S to TB5S are assigned to bits 5 to 7 in the TBSR register.

6 b5 b4 b3 b2 b1 b0	TB0MR 1	mbol to TB2MR to TB5MR	Address After Re 033Bh to 033Dh 00XX00 031Bh to 031Dh 00XX00	00b
	Bit Symbol	Bit Name	Function	RW
	TMOD0		b1 b0	RW
	TMOD1	Operation mode select bit	1 0 : Pulse period, pulse width measurement mode	RW
	MR0	Measurement mode	 b3 b2 0 0: Pulse period measurement (Measurement between a falling edge and the next falling edge of measured pulse) 1: Pulse period measurement (Measurement between a rising edge and the next rising edge of measured pulse) 	RW
	MR1	select bit	 0: Pulse width measurement (Measurement between a falling edge and the next rising edge of measured pulse and between a rising edge and the next falling edge) 1: Do not set to this value 	RW
	_	No register bit. If necessar	y, set to 0. Read as undefined value	_
	MR3	Timer Bi overflow flag ⁽¹⁾	0 : No overflow 1 : Overflow	RO
L	TCK0	Count source select bit (3)	b7 b6 0 0 : f1TIMAB or f2TIMAB ⁽²⁾ 0 1 : f8TIMAB	RW
	TCK1		1 0 : f32TIMAB 1 1 : fC32	RW

Figure 15.24 TBiMR Register in Pulse Period and Pulse Width Measurement Mode







Figure 15.26 Operation Timing when Measuring a Pulse Width

16. Three-Phase Motor Control Timer Function

Timers A1, A2, A4, and B2 can be used to output three-phase motor drive waveforms. Table 16.1 lists the Three-phase Motor Control Timer Functions Specifications. Figure 16.1 shows the Three-phase Motor Control Timer Functions Block Diagram. Also, the related registers are shown on Figures 16.2 to 16.7.

Item	Specification
Three-Phase Waveform	Six pins (U, \overline{U} , V, \overline{V} , W, \overline{W})
Output Pin	
Forced Cutoff Input (1)	Input "L" to the SD pin
Used Timers	Timer A4, A1, A2 (used in one-shot timer mode)
	Timer A4: U- and U-phase waveform control
	Timer A1: V- and V-phase waveform control
	Timer A2: W- and W-phase waveform control
	Timer B2 (used in timer mode)
	Carrier wave cycle control
	Dead time timer (3 eight-bit timers and shared reload register)
	Dead time control
Output Waveform	Triangular wave modulation, sawtooth wave modulation
	 Enable to output "H" or "L" for one cycle
	• Enable to set positive-phase level and negative-phase level independently
Carrier Wave Cycle	Triangular wave modulation : count source x (m + 1) x 2
	Sawtooth wave modulation : count source x (m + 1)
	m: setting value of the TB2 register, 0000h to FFFFh
	Count source: f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, fOCO-S,
	fC32
Three-Phase PWM Output	Triangular wave modulation: count source x n x 2
Width	Sawtooth wave modulation: count source x n
	n: setting value of registers TA4, TA1, and TA2 (of registers TA4, TA41, TA1,
	TA11, TA2, and TA21 when setting the INV11 bit to 1), 0001h to FFFh
	Count source: f1TIMAB, f2TIMAB, f8TIMAB, f32TIMAB, f64TIMAB, fOCO-S,
	fC32
Dead Time	Count source x p, or no dead time
	p: setting value of the DTT register, 01h to FFh
	Count source: f1TIMAB, f2TIMAB, f1TIMAB divided by 2, f2TIMAB divided by 2
Active Level	Enable to select "H" or "L"
Positive and Negative-	Positive-and negative-phases concurrent active disable function
Phase Concurrent Active	Positive-and negative-phases concurrent active detect function
Disable Function	
Interrupt Frequency	Timer B2 interrupt is generated every q times
	q: carrier wave cycle-to-cycle basis, 1 to 15

 Table 16.1
 Three-phase Motor Control Timer Functions Specifications

Notes:

- 1. Forced cutoff with \overline{SD} input is effective when the IVPCR1 bit in the TB2SC register is set to 1 (threephase output forcible cutoff by \overline{SD} input enabled). If an "L" signal is applied to the \overline{SD} pin when the IVPCR1 bit is 1, the related pins go to a high-impedance state regardless of which functions of those pins are being used.
- 2. Related pins: P7_2/CLK2/TA1OUT/V, P7_3/CTS2/RTS2/TA1IN/V, P7_4/TA2OUT/W, P7_5/TA2IN/W, P8_0/TA4OUT/RXD5/SCL5/U, P8_1/TA4IN/CTS5/RTS5/U



Figure 16.1 Three-phase Motor Control Timer Functions Block Diagram

b5 b4 b3 b2 b1 b0	Symbol INVC0	Addr 0308		
	Bit Symbol	Bit Name	Function	RW
	- INV00	Interrupt enable output polarity select bit	0: The ICTE2 counter is decremented by one on the rising edge of Timer A1 reload control signal 1: The ICTE2 counter is decremented by one on the falling edge of Timer A1 reload control signal ⁽³⁾	RW
	INV01	Interrupt enable output specification bit ⁽²⁾	0 : ICTB2 counter is decremented by one when Timer B2 underflows 1 : Selected by the INV00 bit ⁽³⁾	RW
	INV02	Mode select bit ⁽⁴⁾	0 : No three-phase control timer functions 1 : Three-phase control timer function ⁽⁵⁾	RW
	INV03	Output control bit ⁽⁶⁾	0 : Disables three-phase control timer output ⁽⁵⁾ 1 : Enables three-phase control timer output	RW
	- INV04	Positive-and negative- phases concurrent active disable function bit	0 : Enables concurrent active output 1 : Disables concurrent active output	RW
	INV05	Positive-and negative- phases concurrent active output detect flag	0 : Not detected 1 : Detected ⁽⁷⁾	RW
	INV06	Modulation mode select bit ⁽⁸⁾	0 : Triangular wave modulation mode 1 : Sawtooth wave modulation mode ⁽⁹⁾	RW
	INV07	Software trigger select bit	Transfer trigger is generated when the INV07 bit is set to 1. Trigger to the dead time timer is also generated when setting the INV06 bit to 1. Read as 0.	RW
to INV02 and 2. Set the INV0 3. Bits INV00 a counter is de when the INV flag to 1 before	INV06 when the bit to 1 aftend ind INV01 are cremented by o V11 bit is set fore the first Ti	Timers A1, A2, A4 and B2 s r setting the ICTB2 register enabled only when the INV1 ne every time Timer B2 unde to 0 (three-phase mode). Wh mer B2 underflow. When the	register is set to 1 (write enabled). Rewrite bits top. 1 bit is set to 1 (three-phase mode 1). The ICT rflows, regardless of INV00 and INV01 bit settin en setting the INV01 bit to 1, set Timer A1 cour INV00 bit is set to 1, the first interrupt is genera et in the ICTB2 counter. Subsequent interrupts	B2 ngs, nt start ited

- 4. Set the INV02 bit to 1 to operate the dead time timer, U-, V-and W-phase output control circuits and ICTB2 counter.
- 5. When the INVC03 bit is set to 1, the pins applied to U/V/W output three-phase PWM. Pins U, \overline{U} , V, \overline{V} , W and W, including pins shared with other output functions, are all placed in high-impedance states when the following conditions are all met.
- The INV02 bit is set to 1 (three-phase motor control timer function)
- The INV03 bit is set to 0 (three-phase motor control timer output disabled)
- Direction registers of each port are set to 0 (input mode)
- The INV03 bit is set to 0 when the followings conditions are all met.
 Reset
- A concurrent active state occurs while the INV04 bit is set to 1
- The INV03 bit is set to 0 by program
 A signal applied to the SD pin changes "H" to "L"
- When both bits INVC04 and INVC05 are set to 1, the INVC03 bit is set to 0.

7. The INV05 bit can not be set to 1 by program. Set the INV04 bit to 0 as well when setting the INV05 bit to 0. 8. The following table describes how the INV06 bit works.

Item	INV06 = 0	INV06 = 1
Mode	Triangular wave modulation mode	Sawtooth wave modulation mode
Timing to transfer from registers IDB0 and IDB1 to three-phase output shift register	Transferred once by generating a transfer trigger after setting registers IDB0 and IDB1	Transferred every time a transfer trigger is generated
Timing to trigger the dead time timer when the INV16 bit = 0	On the falling edge of a one-shot pulse of the timer A1, A2, or A4	On the falling edge of a one-shot pulse of the timer A1, A2, or A4, and transfer a trigger
INV13 bit	Enabled when the INV11 bit = 1 and the INV06 bit = 0	Disabled

Transfer trigger : Timer B2 underflows and write to the INV07 bit, or write to the TB2 register during timer B2 stop when INV10 = 1

9. When the INV06 bit is set to 1, set the INV11 bit to 0 (three-phase mode 0) and the PWCON bit in the TB2SC register to 0 (reload Timer B2 with Timer B2 underflow).

INVC0 Register Figure 16.2

b6 b5 b4 b3 b2 b1 b0	Symbol INVC1	Addre 0309		
	Bit Symbol	Bit Name	Function	RW
	INV10	Timer A1, A2, and A4 start trigger select bit	0 : Timer B2 underflow 1 : Timer B2 underflow and write to Timer B2 during timer B2 stop	RW
	INV11	Timer A1-1, A2-1 and A4-1 control bit ⁽²⁾	0 : Three-phase mode 0 ⁽³⁾ 1 : Three-phase mode 1	RW
	INV12	Dead time timer count source select bit	0 : f1TIMAB or f2TIMAB 1 : f1TIMAB divided by 2 or f2TIMAB divided by 2	RW
	INV13	Carrier wave detect bit ⁽⁴⁾	0 : Timer A1 reload control signal is 0 1 : Timer A1 reload control signal is 1	RO
	INV14	Output polarity control bit	0 : Active "L" of an output waveform 1 : Active "H" of an output waveform	RW
	INV15	Dead time disable bit	0 : Dead time enabled 1 : Dead time disabled	RW
	INV16	Dead time timer trigger select bit ⁽⁵⁾	 0 : Falling edge of a one-shot pulse of Timer A1, A2, and A4 1 : Rising edge of the three-phase output shift register (U-, V-, W-phase) 	RW
	(b7)	Reserved bit	Set to 0	RW

the timers A1, A2, A4, and B2 stop. 2. The following table lists how the INV11 bit works.

Item	INV11 = 0	INV11 = 1
Mode	Three-phase mode 0	Three-phase mode 1
Registers TA11, TA21, and TA41	Not used	Used
Bits INV00 and INV01 in the INVC0 register	Disabled. The ICTB2 counter is decremented whenever Timer B2 underflows	Enabled
INV13 bit	Disabled	Enabled when $INV11 = 1$ and $INV06 = 0$

3. When the INV06 bit is set to 1 (sawtooth wave modulation mode), set the INV11 bit to 0 (three-phase mode 0). Also, when the INV11 bit is set to 0, set the PWCON bit in the TB2SC register to 0 (timer B2 is reloaded when Timer B2 underflows).

- 4. The INV13 bit is enabled only when the INV06 bit is set to 0 (triangular wave modulation mode) and the INV11 bit to 1 (three-phase mode 1).
- 5. If the following conditions are all met, set the INV16 bit to 1 (rising edge of the three-phase output shift register).
 The INV15 bit is set to 0 (dead time timer enabled)
 - The Dij bit and DiBj bit always have different values when the INV03 bit is set to 1 (the positive-phase and negative-phase always output opposite level signals) (i = U, V or W, j = 0, 1).

If above conditions are not met, set the INV16 bit to 0 (dead time timer is triggered on the falling edge of a oneshot pulse of timers).

Figure 16.3 INVC1 Register



b7 b0 b7 b0	Symbol	Addr	ess		Aft	ter Reset
	TA1, TA2, TA4 TA11, TA21, T		032Bh to 032Ah, 032Fl 0305h to 0304h, 0307h			leterminat leterminat
		Function		Setting Ra	ange	RW
<u> </u>	- source is count	is n, the timer stops whe ted after a start trigger is hases change when Tim	generated. Positive	0000h to F	FFFh	WO
		1 (three-phase mode 1), counted alternately.				
Timer B2 Sp	pecial Mode F	Register ⁽¹⁾				
<u>b7 b6 b5 b4 b3 b2</u>		Register ⁽¹⁾ Addre	55	After Rese	ət	
		-		After Rese XXXXXX00		
	b1 b0 Symbol	Addre				
	b1 b0 Symbol	Addre 033E	1)b	
	b1 b0 Symbol TB2SC	Addre 033E Bit Name Timer B2 reload timing	Function 0 : Timer B2 underflow 1 : Timer A output at odd-r	XXXXXX00 numbered cible cutoff by nce) disabled cible cutoff by)b RW	
	bi b0 Symbol TB2SC Bit Symbol PWCON	Addre 033E Bit Name Timer B2 reload timing switch bit Three-phase output port SD	Function 0 : Timer B2 underflow 1 : Timer A output at odd-r occurrences ⁽²⁾ 0 : Three-phase output for SD input (high-impeda 1 : Three-phase output for SD input (high-impeda	XXXXXX00 numbered cible cutoff by nce) disabled cible cutoff by	RW RW	

REJ09B0392-0105 Rev.1.05 Mar 17, 2009 RENESAS Page 171 of 383



	Symbol TA1MR TA2MR TA4MR	Addre 0337 0338 0338 0338	7h 00h 3h 00h	et
	Bit symbol	Bit Name	Function	RW
	TMOD0	Operation made calent hit	Set to 10b (one-shot timer mode) with the	RW
TMOD1	TMOD1	Operation mode select bit	three-phase motor control timer function	RW
	MR0	Pulse output function select bit	Set to 0 with the three-phase motor control timer function	RW
l	MR1	External trigger select bit	Set to 0 with the three-phase motor control timer function	RW
	MR2	Trigger select bit	Set to 1 (selected by the TRGSR register) with the three-phase motor control timer function	RW
MR3	MR3	Set to 0 with the three-phase	motor control timer function	RW
	ТСК0	Count course colort $h^{\frac{1}{2}}$	b7 b6 0 0: f1TIMAB or f2TIMAB ⁽¹⁾	RW
	ТСК1	Count source select bit ⁽²⁾	0 1 : f8TIMAB 1 0 : f32TIMAB 1 1 : fC32	RW

Notes :

1. Selected by the PCLK0 bit in the PCLKR register.

 Valid when bits TCS3 and TCS7 in registers TACS0 to TACS2 are set to 0. Selected by bits TCS2 to TCS0 or TCS6 to TCS4 in registers TACS0 to TACS2 when bits TCS3 and TCS7 are set to 1. (Refer to Figure 15.8 Registers TACS0 and TACS and Figure 15.9 TACS2 Register).

Timer B2 Mode Register

b7 b6 b5 b4 b3 b2 b1 b0	Symbol TB2MR	Addr 033		After Reset 00XX0000b
	Bit Symbol	Bit Name	Function	RW
	TMOD0	Operation mode select bit	Set to 00b (timer mode) when us	ing the RW
	TMOD1	Operation mode select bit	three-phase motor control timer f	unction RW
	MR0	Disabled when using the three If necessary, set to 0.	e-phase motor control timer function	on. RW
· · · · · · · · · · · · · · · · · · ·	MR1	Read as undefined value		RW
	(b4)	No register bit. If necessary, s	et to 0. Read as undefined value	_
	MR3		tor control timer function, set to 0. ree-phase motor control timer fun	
	тско	Count source select bit ⁽²⁾	b7 b6 0 0 : f1TIMAB or f2TIMAB ⁽¹⁾ 0 1 : f8TIMAB	RW
[TCK1		1 0 : f32TIMAB 1 1 : fC32	RW

Notes :

1. Selected by the PCLK0 bit in the PCLKR register.

Selected by the FCERC bit in the FCERC register.
 Valid when the TCS3 bit in the TBCS1 register is set to 0. Selected by bits TCS2 to TCS0 in the TBCS1 register when the TCS3 bit in the TBCS1 register is set to 1 (Refer to Figure 15.21 TBCS1 Register).

Figure 16.7 Registers TA1MR, TA2MR, TA4MR, and TB2MR

The three-phase motor control timer function is enabled by setting the INV02 bit in the INVC0 register to 1. When this function is on, timer B2 is used to control the carrier wave, and timers A4, A1, and A2 are used to control three-phase PWM outputs (U, \overline{U} , V, \overline{V} , W, and \overline{W}). The dead time is controlled by a dedicated dead time timer. Figure 16.8 shows an Example of Triangular Wave Modulation Operation and Figure 16.9 shows an Example of Sawtooth Wave Modulation Operation.



Figure 16.8 Example of Triangular Wave Modulation Operation



17. Serial Interface

Serial interfaces consist of eight channels: UART0 to UART2, UART5 to UART7, SI/O3, and SI/O4.

17.1 UARTi (i = 0 to 2, 5 to 7)

Each UARTi has an exclusive timer to generate a transfer clock, so it operates independently of each other.

Figures 17.1 to 17.3 show the block diagrams of UARTi. Figure 17.4 shows the UARTi Transmit / Receive Unit.

UARTi has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode)
- Special mode 1 (I²C mode)
- Special mode 2
- Special mode 3 (Bus collision detection function, IE mode)
- Special mode 4 (SIM mode) : UART2

Figures 17.5 to 17.11 show the UARTi-related registers. Refer to tables for each mode for register setting.

UART6 and UART7 cannot be used in memory expansion mode or microprocessor mode.











Figure 17.3 UART2, and UART5 to UART7 Block Diagram



Figure 17.4 UARTi Transmit / Receive Unit

(b15) (b8) b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b	b0	U1TB 0. U2TB 0. U5TB 0. U5TB 0. U6TB 0.	Address 24Bh to 024Ah 25Bh to 025Ah 26Bh to 026Ah 28Bh to 028Ah 29Bh to 029Ah 2ABh to 02AAh	After Reset Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate
		T	Function	RW
		- Transmit data	, set to 0. Read as undefined value	WO
2. When the tr	ansfer data	write to this register. is 9 bits long, write in 16-bit ur egister (i = 0 to 2, 5 t	it or write high byte then low byte in 8-	bit unit.
	Syme UOR U1R U2R U5R U6R U7R	bol Ad B 024Fb B 025Fb B 026Fb B 028Fb B 028Fb B 029Fb	ddress to 024Eh to 025Eh to 025Eh to 026Eh to 028Eh to 029Eh to 029Eh	After Reset Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate
	Bit Symbol	Bit Name	Function	RW
	 (b7-b0)		Receive data (D7 to D0)	RO
	 (b8)		Receive data (D8)	RO
	 (b10-b9)	No register bits. If necessary,	set to 0. Read as undefined value	_
	ABT	Arbitration lost detect flag ⁽²⁾	0 : Not detected 1 : Detected	RW
	OER	Overrun error flag ⁽¹⁾	0 : No overrun error 1 : Overrun error found	RO
	FER	Framing error flag ^(1, 3)	0 : No framing error 1 : Framing error found	RO
	PER	Parity error flag ^(1,3)	0 : No parity error 1 : Parity error found	RO
	SUM	Error sum flag ^(1, 3)	0 : No error 1 : Error found	RO
= 0 (reception error) when all byte of the UiR	disabled), a of bits PER B register.	II of bits SUM, PER, FER, and	erial interface disabled) or the RE bit in OER are set to 0 (no error). The SUM . Bits PER and FER are set to 0 by rea	1 bit is set to 0 (no

Figure 17.5 Registers U0TB to U2TB, U5TB to U7TB, U0RB to U2RB, and U5RB to U7RB



2. To receive data, set the corresponding port direction bit for each RXDi pin to 0 (input mode).

3. Set the corresponding port direction bit for pins SCLi and SDAi to 0 (input mode).

Figure 17.6 Registers U0BRG to U2BRG, U5BRG to U7BRG, U0MR to U2MR, and U5MR to U7MR

b6 b5 b4 b3 b2 b1 b0	Symbo U0C0, U1 U5C0, U6	C0, U2C0 024Ch	, 025Ch, 026Ch 000	er Reset 001000b 001000b
	Bit Symbol	Bit Name	Function	RW
	CLK0	UiBRG count source select	b1 b0 0 0 : f1SIO or f2SIO is selected ⁽⁵⁾ 0 1 : f8SIO is selected	RW
	CLK1	bit ⁽⁶⁾	1 0 : f32SIO is selected 1 1 : Do not set to this value	RW
	CRS	CTS / RTS function select bit	Valid when CRD = 0 0 : CTS function selected ⁽¹⁾ 1 : RTS function selected	RW
	TXEPT	Transmit register empty flag	 0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed) 	RO
	CRD	CTS / RTS disable bit	0 : CTS / RTS function enabled 1 : CTS / RTS function disabled (P6_0, P6_4, P7_3, P8_1, P1_0, and P4_4 can be used as I/O ports)	RW
	NCH	Data output select bit ⁽²⁾	 Pins TXDi / SDAi and SCLi are CMOS output Pins TXDi / SDAi and SCLi are N- channel open-drain output 	S RW
	CKPOL	CLK polarity select bit	 0 : Transmit data is output at the falling edge of transfer clock and receive da is input at the rising edge 1 : Transmit data is output at the rising edge of transfer clock and receive da is input at the falling edge 	RW
	UFORM	Transfer format select bit ⁽³⁾	0 : LSB first 1 : MSB first	RW
2. TXD2 / SDA the U2C0 re 3. The UFORM	2 and SCL2 egister is ass 1 bit is enabl	signed. If necessary, set to 0.	out. Cannot be set to the CMOS output. In the UiMR register are set to 001b (clock	

4. CTS1 / RTS1 can be used when the CLKMD1 bit in the UCON register = 0 (only CLK1 output) and the RCSP bit in the UCON register = 0 (CTS0 / RTS0 not separated).

- Selected by the PCLK1 bit in the PCLKR register.
 When changing bits CLK1 and CLK0, set the UiBRG register.



6 b5 b4 b3 b2 b1 b0	Symbo	Addre	ess	After Reset
	U0C1, U1	C1 024Dh, 0	025Dh	00XX0010b
	Bit Symbol	Bit Name	Function	RW
	TE	Transmit enable bit	0 : Transmission disabled 1 : Transmission enabled	RW
	ті	Transmit buffer empty flag	0 : Data present in UiTB register 1 : No data present in UiTB register	RO
	RE	Receive enable bit	0 : Reception disabled 1 : Reception enabled	RW
	RI	Receive complete flag	0 : Data present in UiRB register 1 : No data present in UiRB register	RO
	 (b5-b4)	No register bits. If necessary,	set to 0. Read as undefined value	_
	UiLCH	Data logic select bit ⁽¹⁾	0 : No reverse 1 : Reverse	RW
	UiERE	Error signal output enable bit	0 : Output disabled 1 : Output enabled	RW
O mode), 100 when bits SM	b (UART mo D2 to SMD0 eceive Co	ode, 7-bit transfer data), or 101 are set to 010b (I ² C mode) or ontrol Register 1 (i = 2, 5		et this bit to 0 a).
O mode), 100 when bits SM RTi Transmit / R	b (UART mo D2 to SMD0 eceive Co Symbol U2C1	ode, 7-bit transfer data), or 101 are set to 010b (I ² C mode) or ontrol Register 1 (i = 2, 5 Addres 026Dh	b (UART mode, 8-bit transfer data). S 110b (UART mode, 9-bit transfer dat to 7) ss	et this bit to 0
O mode), 100 when bits SM RTi Transmit / R	b (UART mo D2 to SMD0 eceive Co Symbol U2C1	ode, 7-bit transfer data), or 101 are set to 010b (I ² C mode) or pontrol Register 1 (i = 2, 5 Addres 020Dr	b (UART mode, 8-bit transfer data). S 110b (UART mode, 9-bit transfer dat to 7) ss	et this bit to 0 a). After Reset 00000010b 00000010b
O mode), 100 when bits SM RTi Transmit / R	b (UART mc D2 to SMD0 eceive Cc Symbol U2C1 U2C1, U	bde, 7-bit transfer data), or 101 are set to 010b (I^2C mode) or control Register 1 (i = 2, 5 Addres 026Dh J6C1, U7C1 028Dh	b (UART mode, 8-bit transfer data). S 110b (UART mode, 9-bit transfer dat to 7) ss h, 029Dh, 02ADh	After Reset 00000010b 00000010b
O mode), 100 when bits SM RTi Transmit / R	b (UART mc D2 to SMD0 eceive Cc Symbol U2C1 U5C1, U Bit symbol	ode, 7-bit transfer data), or 101 are set to 010b (I ² C mode) or ontrol Register 1 (i = 2, 5 Addres 026Dr J6C1, U7C1 028Dr Bit Name	b (UART mode, 8-bit transfer data). S 110b (UART mode, 9-bit transfer dat to 7) ss d, 029Dh, 02ADh Function 0 : Transmission disabled	After Reset 00000010b 00000010b
O mode), 100 when bits SM RTi Transmit / R	b (UART mc D2 to SMD0 ecceive Cc Symbol U2C1 U3C1, U Bit symbol TE	ode, 7-bit transfer data), or 101 are set to 010b (I ² C mode) or ontrol Register 1 (i = 2, 5 Addre: 026Dh 028Dh Bit Name Transmit enable bit	b (UART mode, 8-bit transfer data). S 110b (UART mode, 9-bit transfer dat to 7) ss 0, 029Dh, 02ADh 0 : Transmission disabled 1 : Transmission enabled 0 : Data present in UiTB register	After Reset 00000010b 00000010b RW RW RW
O mode), 100 when bits SM RTi Transmit / R	b (UART mc D2 to SMD0 ecceive Cc Symbol U2C1 U5C1, U Bit symbol TE TI	ode, 7-bit transfer data), or 101 are set to 010b (I ² C mode) or ontrol Register 1 (i = 2, 5 Addres 026DF J6C1, U7C1 028DF Bit Name Transmit enable bit Transmit buffer empty flag	b (UART mode, 8-bit transfer data). S 110b (UART mode, 9-bit transfer data to 7) ss b, 029Dh, 02ADh Function 0 : Transmission disabled 1 : Transmission enabled 0 : Data present in UiTB register 1 : No data present in UiTB register 0 : Reception disabled	After Reset 00000010b 00000010b RW RW RW
O mode), 100 when bits SM RTi Transmit / R	b (UART mc D2 to SMD0 eceive Cc Symbol U2C1, U Bit symbol TE TI RE	ode, 7-bit transfer data), or 101 are set to 010b (I ² C mode) or ontrol Register 1 (i = 2, 5 Addree 026Dr 028Dr Bit Name Transmit enable bit Transmit buffer empty flag Receive enable bit	b (UART mode, 8-bit transfer data). S 110b (UART mode, 9-bit transfer data to 7) ss 0,029Dh, 02ADh Function 0 : Transmission disabled 1 : Transmission enabled 0 : Data present in UiTB register 1 : No data present in UiTB register 0 : Reception disabled 1 : Reception enabled 0 : No data present in UiRB register	After Reset 00000010b 00000010b RW RW RW
O mode), 100 when bits SM RTi Transmit / R	b (UART mc D2 to SMD0 ecceive Cc Symbol U2C1 U5C1, U Bit symbol TE TI RE RI	ode, 7-bit transfer data), or 101 are set to 010b (I ² C mode) or ontrol Register 1 (i = 2, 5 Addree 026Dr 028Dr Bit Name Transmit enable bit Transmit buffer empty flag Receive enable bit Receive complete flag UARTi transmit interrupt	b (UART mode, 8-bit transfer data). S 110b (UART mode, 9-bit transfer data). S 110b (UART mode, 9-bit transfer data) to 7) ss d, 029Dh, 02ADh Function 0 : Transmission disabled 1 : Transmission enabled 0 : Data present in UiTB register 1 : No data present in UiTB register 0 : Reception disabled 1 : Reception enabled 0 : No data present in UiRB register 1 : Data present in UiRB register 1 : Data present in UiRB register 0 : No data present in UiRB register 0 : UiTB register empty (TI = 1)	After Reset 00000010b 00000010b RW RW RW RO RO RW A RW
O mode), 100 when bits SM RTi Transmit / R	b (UART mc D2 to SMD0 ecceive Cc Symbol U2C1 U5C1, U Bit symbol TE TI RE RI UiIRS	ode, 7-bit transfer data), or 101 are set to 010b (I ² C mode) or ontrol Register 1 (i = 2, 5 Addres 026Dh J6C1, U7C1 028Dh Bit Name Transmit enable bit Transmit enable bit Receive enable bit Receive enable bit Receive complete flag UARTi transmit interrupt source select bit UARTi continuous receive	b (UART mode, 8-bit transfer data). S 110b (UART mode, 9-bit transfer data to 7) ss 100 (UART mode, 9-bit transfer data to 7) ss 100 (UART mode, 9-bit transfer data transmission disabled 100 (Data present in Uirb register 100 (Data pres	After Reset 00000010b 00000010b RW RW RW RO RO RW RO

The UiLCH bit is enabled when bits SMD2 to SMD0 in the UiMR register are set to 001b (clock synchronous serial I/O mode), 100b (UART mode, 7-bit transfer data), or 101b (UART mode, 8-bit transfer data). Set this bit to 0 when bits SMD2 to SMD0 are set to 010b (I²C mode) or 110b (UART mode, 9-bit transfer data).

Figure 17.8 Registers U0C1 to U2C1 and U5C1 to U7C1

<u>b5 b4 b3 b2 b1 b0</u>	Symbol UCON	Addre 0250h		
	Bit symbol	Bit Name	Function	RW
	U0IRS	UART0 transmit interrupt source select bit	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	RW
	U1IRS	UART1 transmit interrupt source select bit	0 : Transmit buffer empty (TI = 1) 1 : Transmission completed (TXEPT = 1)	RW
	U0RRM	UART0 continuous receive mode enable bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enabled	RW
	U1RRM	UART1 continuous receive mode enable bit	0 : Continuous receive mode disabled 1 : Continuous receive mode enabled	RW
	CLKMD0	UART1CLK, CLKS select bit 0	Valid when CLKMD1 = 1 0 : Clock output from CLK1 1 : Clock output from CLKS1	RW
	CLKMD1	UART1CLK, CLKS select bit 1	0 : CLK output is only from CLK1 1 : Transfer clock output from multiple-pin output function selected	RW
	RCSP	Separate UART0 CTS / RTS bit	0 : CTS / RTS shared pin 1 : CTS / RTS separated (CTS0 supplied from the P6_4 pin)	RW
	(b7)	No register bit. If necessary, s	set to 0. Read as undefined value	_

Note :

1. To use the multiple transfer clock output pin function, set the CKDIR bit in the U1MR register to 0 (internal clock).

UARTi Special Mode Register (i = 0 to 2, 5 to 7)

b7 b6 b5 b4 b3 b2 b1 b0	U0SMR, U		0247h, 0257h, 0267h X0	er Reset 000000b 000000b
	Bit Symbol	Bit Name	Function	RW
	IICM	I ² C mode select bit	0 : Other than I ² C mode 1 : I ² C mode	RW
	ABC	Arbitration lost detect flag control bit	0 : Update per bit 1 : Update per byte	RW
	- BBS	Bus busy flag ⁽¹⁾	0 : Stop-condition detected 1 : Start-condition detected (busy)	RW
	(b3)	Reserved bit	Set to 0	RW
	ABSCS	Bus collision detect sampling clock select bit	0 : Rising edge of transfer clock 1 : Underflow signal of Timer Aj ⁽²⁾	RW
	ACSE	Auto clear function select bit of transmit enable bit	0 : No auto clear function 1 : Auto clear at occurrence of bus collis	sion RW
	SSS	Transmit start condition select bit	0 : Not synchronized to RXDi 1 : Synchronized to RXDi ⁽³⁾	RW
L	(b7)	No register bit. If necessary, s	et to 0. Read as undefined value	-

Notes :

The BBS bit is set to 0 by writing a 0 in a program (Writing a 1 has no effect).
 Underflow signal of Timer A3 in UART0 and UART6, underflow signal of Timer A4 in UART1 and UART7,

and underflow signal of Timer A0 in UART2 and UART5

3. When a transfer begins, the SSS bit is set to 0 (not synchronized to RXDi).

Registers UCON, U0SMR to U2SMR, and U5SMR to U7SMR Figure 17.9

7 b6 b5 b4 b3 b2 b1 b0		Symbol J1SMR2, U2SMR2 J6SMR2, U7SMR2	0246h, 0256h, 0266h X0	er Reset 000000b 000000b
	Bit Symbol	Bit Name	Function	RW
	- IICM2	I ² C mode select bit 2	See Table 17.13 I ² C Mode Functions	RW
	- csc	Clock synchronization bit	0 : Disabled 1 : Enabled	RW
	- swc	SCL wait output bit	0 : Disabled 1 : Enabled	RW
	ALS	SDA output stop bit	0 : Disabled 1 : Enabled	RW
	- STAC	UARTi initialization bit	0 : Disabled 1 : Enabled	RW
L	SWC2	SCL wait output bit 2	0: Transfer clock 1: "L" output	RW
	- SDHI	SDA output disable bit	0: Enabled 1: Disabled (high-impedance)	RW
	(b7)	No register bit. If necessar	ry, set to 0. Read as undefined value	_
JARTi Special	Mode Re	egister 3 (i = 0 to 2	, 5 to 7)	
7 b6 b5 b4 b3 b2 b1 b0	U0SMR3.	Symbol J1SMR3, U2SMR3 J6SMR3, U7SMR3	0245h, 0255h, 0265h 000	er Reset X0X0Xb X0X0Xb
	Bit Symbol	Bit Name	Function	RW
	 (b0)	No register bit. If necessa	ry, set to 0. Read as undefined value	_
· · · · · · · · · · · · · · · · · · ·	СКРН	Clock phase set bit	0 : Without clock delay 1 : With clock delay	RW
	(b2)	No register bit. If necessar	ry, set to 0. Read as undefined value	-
	- NODC	Clock output select bit	0 : CLKi is CMOS output 1 : CLKi is N-channel open drain output	RW
	(b4)	No register bit. If necessa	ry, set to 0. Read as undefined value	_
1 1 1	1 ` ′	1		

(b4)	5		
 DL0		b7 b6 b5 0 0 0 : Without delay 0 0 1 : 1 to 2 cycle(s) of UiBRG count source	RW
 DL1	SDAi digital delay setup bit ^(1, 2)	0 1 0:2 to 3 cycles of UiBRG count source 0 1 1:3 to 4 cycles of UiBRG count source 1 0 0:4 to 5 cycles of UiBRG count source	RW
 DL2		1 0 1:5 to 6 cycles of UiBRG count source 1 1 0:6 to 7 cycles of UiBRG count source 1 1 1:7 to 8 cycles of UiBRG count source	RW

Notes :

Bits DL2 to DL0 are used to generate a delay in SDAi output by digital means during I²C mode. In other than I²C mode, set these bits to 000b (no delay).
 The amount of delay varies with the load on pins SCLi and SDAi. Also, when using an external clock, the

amount of delay increases by about 100 ns.

Figure 17.10 Registers U0SMR2 to U2SMR2, U5SMR2 to U7SMR2, U0SMR3 to U2SMR3, and U5SMR3 to U7SMR3

b6 b5 b4 b3 b2 b1 b0	U0SMR4, L	Symbol J1SMR4, U2SMR4 J6SMR4, U7SMR4	Address A 0244h, 0254h, 0264h 0284h, 0294h, 02A4h	fter Reset 00h 00h
	Bit Symbol	Bit Name	Function	RW
	STAREQ	Start condition generate bit	0 : Clear 1 : Start	RW
	RSTAREQ	Restart condition generate bit ⁽¹⁾	0 : Clear 1 : Start	RW
· · · · · · · · · · · · · · · · · · ·	STPREQ	Stop condition generate bit	0 : Clear 1 : Start	RW
	STSPSEL	SCL, SDA output select bit	0 : Start and stop conditions not outpu 1 : Start and stop conditions output	t RW
	ACKD	ACK data bit	0 : ACK 1 : NACK	RW
	АСКС	ACK data output enable bit	0 : Serial interface data output 1 : ACK data output	RW
l	SCLHI	SCL output stop enable bit	0 : Disabled 1 : Enabled	RW
	SWC9	SCL wait bit 3	0 : SCL "L" hold disabled 1 : SCL "L" hold enabled	RW

Figure 17.11 Registers U0SMR4 to U2SMR4 and U5SMR4 to U7SMR4

17.1.1 Clock Synchronous Serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 17.1 lists the Clock Synchronous Serial I/O Mode Specifications. Table 17.2 lists Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode.

Item	Specification			
Transfer Data Format	Transfer data length: 8 bits			
Transfer Clock	CKDIR bit in the UiMR register = 0 (internal clock): fj / (2(n+1)) fj = f1SIO, f2SIO, f8SIO, f32SIO n = setting value of UiBRG register 00h to FFh • CKDIR bit = 1 (external clock) : input from CLKi pin			
Transmission, Reception Control	Selectable from $\overline{\text{CTS}}$ function, $\overline{\text{RTS}}$ function or $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$ function disable			
Transmission Start Condition	 Before transmission starts, satisfy the following requirements ⁽¹⁾ The TE bit in the UiC1 register = 1 (transmission enabled) The TI bit in the UiC1 register = 0 (data present in UiTB register) If CTS function is selected, input on the CTSi pin = "L" 			
Reception Start Condition	 Before reception starts, satisfy the following requirements ⁽¹⁾ The RE bit in the UiC1 register = 1 (reception enabled) The TE bit in the UiC1 register = 1 (transmission enabled) The TI bit in the UiC1 register = 0 (data present and dummy written in the UiTB register) 			
Interrupt Request Generation Timing	 For transmission, one of the following conditions can be selected The UiIRS bit ⁽³⁾ = 0 (transmit buffer empty): when transferring data from the UiTB register to the UARTi transmit register (at start of transmission) The UiIRS bit =1 (transfer completed): when the serial interface finished sending data from the UARTi transmit register For reception When transferring data from the UARTi receive register to the UiRB register (at completion of reception) 			
Error Detection	Overrun error ⁽²⁾ This error occurs if the serial interface started receiving the next data before read- ing the UiRB register and received the 7th bit of the next data			
Select Function	 CLK polarity selection Transfer data input / output can be chosen to occur synchronously with the rising or the falling edge of the transfer clock LSB first, MSB first selection Whether to start sending / receiving data beginning with bit 0 or beginning with bit 7 can be selected Continuous receive mode selection Reception is enabled immediately by reading the UiRB register Switching serial data logic This function reverses the logic value of the transmit / receive data Transfer clock output from multiple pins selection (UART1) The output pin can be selected in a program from two UART1 transfer clock pins that have been set Separate CTS / RTS pins (UART0) CTS0 and RTS0 are input / output from separate pins 			

Table 17.1 Clock Synchronous Serial I/O Mode Specifications

i = 0 to 2, 5 to 7

Notes:

1. When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0 register = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.

2. If an overrun error occurs, the receive data of the UiRB register will be indeterminate. The IR bit in the SiRIC register does not change to 1 (interrupt requested).

3. Bits U0IRS and U1IRS correspond to bits 0 and 1 in the UCON register respectively. Bits U2IRS, U5IRS, U6IRS, and U7IRS are in registers U2C1, U5C1, U6C1, and U7C1 respectively.

Register	Bit	Function			
UiTB (3)	0 to 7	Set transmission data			
UiRB ⁽³⁾	0 to 7	Reception data can be read			
	OER	Overrun error flag			
UiBRG	0 to 7	Set a bit rate			
UiMR ⁽³⁾	SMD2 to SMD0	Set to 001b			
	CKDIR	Select the internal clock or external clock			
	IOPOL	Set to 0			
UiC0	CLK1 to CLK0	Select the count source for the UiBRG register			
	CRS	Select either CTS or RTS to use functions			
	TXEPT	Transmit register empty flag			
	CRD	Enable or disable the CTS or RTS function			
	NCH	Select TXDi pin output mode ⁽²⁾			
	CKPOL	Select the transfer clock polarity			
	UFORM	Select the LSB first or MSB first			
UiC1	TE	Set this bit to 1 to enable transmission / reception			
	ТІ	Transmit buffer empty flag			
	RE	Set this bit to 1 to enable reception			
	RI	Reception complete flag			
	UjIRS ⁽¹⁾	Select the source of UARTj transmit interrupt			
	UjRRM ⁽¹⁾	Set this bit to 1 to use continuous reception mode			
	UiLCH	Set this bit to 1 to use inverted data logic			
	UiERE	Set to 0			
UiSMR	0 to 7	Set to 0			
UiSMR2	0 to 7	Set to 0			
UiSMR3	0 to 2	Set to 0			
	NODC	Select clock output mode			
	4 to 7	Set to 0			
UiSMR4	0 to 7	Set to 0			
UCON	U0IRS	Select the source of UART0 transmit interrupt			
	U1IRS	Select the source of UART1 transmit interrupt			
	U0RRM	To use UART0, set this bit to 1 to use continuous reception mode			
	U1RRM	To use UART1, set this bit to 1 to use continuous reception mode			
	CLKMD0	Select the transfer clock output pin when CLKMD1 = 1			
	CLKMD1	Set this bit to 1 to output UART1 transfer clock from two pins			
	RCSP	Set this bit to 1 to accept as input the $\overline{\text{CTS0}}$ signal of UART0 from the P6_4 pin			
	7	Set to 0			

Table 17.2	Registers to Be Used ar	d Settings in Clock	Synchronous Serial I/O Mode
------------	-------------------------	---------------------	-----------------------------

i = 0 to 2, 5 to 7

j = 2, 5 to 7

Notes:

- 1. Set bits 4 and 5 in registers U0C1 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are in the UCON register.
- 2. The TXD2 pin is N channel open-drain output. Set the NCH bit in the U2C0 register to 0.
- 3. Set bits not listed above to 0 when writing to the registers in clock synchronous serial I/O mode.

Table 17.3 lists the functions of the input / output pins during clock synchronous serial I/O mode. Table 17.3 shows pin functions for the case where the multiple transfer clock output pin select function is not selected. Table 17.4 lists the P6_4 Pin Functions during clock synchronous serial I/O mode. Note that for a period from when UARTi operating mode is selected to when transfer starts, the TXDi pin outputs "H" (If the N-channel open-drain output is selected, this pin is in high-impedance state).

Table 17.3	Pin Functions during Clock Synchronous Serial I/O Mode (Multiple Transfer Clock
	Output Pin Function Not Selected)

Pin Name	Function	Method of Selection
TXDi	Serial data output	(Outputs dummy data when performing reception only)
RXDi	Serial data input	Set the port direction bit corresponding to the RXDi pin = 0 (can be used as an input port when performing transmission only)
CLKi	Transfer clock output	The CKDIR bit in the UiMR register = 0
	Transfer clock input	The CKDIR bit in the UiMR register = 1
		Set the port direction bit corresponding to the CLKi pin = 0
CTSi / RTSi	CTS input	The CRD bit in the UiC0 register = 0
		The CRS bit in the UiC0 register = 0
		Set the port direction bit corresponding to the \overline{CTSi} pin = 0
	RTS output	The CRD bit in the UiC0 register = 0
		The CRS bit in the UiC0 register = 1
	I/O port	The CRD bit in the UiC0 register = 1

i = 0 to 2, 5 to 7

Table 17.4	P6_4 Pin Functions during Clock Synchronous Serial I/O Mode
------------	---

	Bit Set Value					
Pin Function	U1C0 Register		UCON Register			PD6 Register
	CRD	CRS	RCSP	CLKMD1	CLKMD0	PD6_4
P6_4	1	-	0	0	-	Input: 0, Output: 1
CTS1	0	0	0	0	-	0
RTS1	0	1	0	0	-	-
CTSO (1)	0	0	1	0	-	0
CLKS1	-	-	-	1 (2)	1	-

Notes:

- indicates either 0 or 1

- 1. In addition to this, set the CRD bit in the U0C0 register to 0 (CTS0 / RTS0 enabled) and the CRS bit in the U0C0 register to 1 (RTS0 selected).
- 2. When the CLKMD1 bit = 1 and the CLKMD0 bit = 0, the following logic levels are output:
 - High if the CLKPOL bit in the U1C0 register = 0
 - Low if the CLKPOL bit in the U1C0 register = 1



Figure 17.12 Transmit and Receive Operation during Clock Synchronous Serial I/O Mode

17.1.1.1 Counter Measure for Communication Error

If a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedures below.

- Resetting the UiRB register (i = 0 to 2, 5 to 7)
- (1) Set the RE bit in the UiC1 register to 0 (reception disabled)
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled)
- (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (clock synchronous serial I/O mode)
- (4) Set the RE bit in the UiC1 register to 1 (reception enabled)
- Resetting the UiTB register (i = 0 to 2, 5 to 7)
- (1) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled)
- (2) Set bits SMD2 to SMD0 in the UiMR register to 001b (clock synchronous serial I/O mode)
- (3) A 1 is written to the RE bit in the UiC1 register (transmission enabled), regardless of the value of the TE bit in the UiCi register

17.1.1.2 CLK Polarity Select Function

Use the CKPOL bit in the UiC0 register (i = 0 to 2, 5 to 7) to select the transfer clock polarity. Figure 17.13 shows the Transfer Clock Polarity.



Figure 17.13 Transfer Clock Polarity

17.1.1.3 LSB First / MSB First Select Function

Use the UFORM bit in the UiC0 register (i = 0 to 2, 5 to 7) to select the transfer format. Figure 17.14 shows the Transfer Format.



Figure 17.14 Transfer Format

17.1.1.4 Continuous Reception Mode

In continuous reception mode, receive operation becomes enabled when the receive buffer register is read. It is not necessary to write dummy data into the transmit buffer register to enable receive operation in this mode. However, a dummy read of the receive buffer register is required when starting the operating mode.

When the UiRRM bit (i = 0 to 2, 5 to 7) = 1 (continuous reception mode), the TI bit in the UiC1 register is set to 0 (data present in the UiTB register) by reading the UiRB register. In this case, i.e., UiRRM bit = 1, do not write dummy data to the UiTB register in a program. Bits U0RRM and U1RRM correspond to bits 2 and 3 in the UCON register, respectively. Bits U2RRM, U5RRM, U6RRM, and U7RRM are in registers U2C1, U5C1, U6C1, and U7C1.

17.1.1.5 Serial Data Logic Switching Function

When the UiLCH bit in the UiC1 register (i = 0 to 2, 5 to 7) = 1 (reverse), the data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 17.15 shows Serial Data Logic Switching.

(1) When the UiLCH Bit in the UiC1 Register = 0 (No Reverse)
Transfer Clock "H"
TXDi "H" <u>D0 D1 D2 D3 D4 D5 D6 D7</u> (No Reverse) "L"
(2) When the UiLCH Bit in the UiC1 Register = 1 (Reverse)
Transfer Clock "H"
TXDi "H" (Reverse) "L" $(\text{Do} (D1 (D2 (D3 (D4 (D5 (D5 (D7 (D7 (D7 (D7 (D7 (D7 (D7 (D7 (D7 (D7$
This applies to the case where the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge of the transfer clock), and the UFORM bit in the UiC0 register = 0 (LSB first)
i = 0 to 2, 5 to 7

Figure 17.15 Serial Data Logic Switching

17.1.1.6 Transfer Clock Output from Multiple Pins (UART1)

Use bits CLKMD1 to CLKMD0 in the UCON register to select one of the two transfer clock output pins (see **Figure 17.16**). This function can be used when the selected transfer clock for UART1 is an internal clock.



Figure 17.16 Transfer Clock Output from Multiple Pins
17.1.1.7 CTS / RTS Function

The $\overline{\text{CTS}}$ function is used to start transmit and receive operation when "L" is applied to the $\overline{\text{CTSi}}$ / $\overline{\text{RTSi}}$ (i = 0 to 2, 5 to 7) pin. Transmit and receive operation begins when the $\overline{\text{CTSi}}$ / $\overline{\text{RTSi}}$ pin is held "L". If the "L" signal is switched to "H" during a transmit or receive operation, the operation stops before the next data.

For the $\overline{\text{RTS}}$ function, the $\overline{\text{CTSi}}$ / $\overline{\text{RTSi}}$ pin outputs "L" when the microcomputer is ready to receive. The output level becomes "H" on the first falling edge of the CLKi pin.

• The CRD bit in the UiC0 register = 1 (disable $\overline{\text{CTS}} / \overline{\text{RTS}}$ function)

CTSi / RTSi pin is programmable I/O function

- The CRD bit = 0, CRS bit = 0 ($\overline{\text{CTS}}$ function selected) $\overline{\text{CTSi}}$ / $\overline{\text{RTSi}}$ pin is $\overline{\text{CTS}}$ function
- The CRD bit = 0, CRS bit = 1 (RTS function selected) CTSi / RTSi pin is RTS function

17.1.1.8 CTS / RTS Separate Function (UART0)

This function separates $\overline{\text{CTS0}}$ / $\overline{\text{RTS0}}$, outputs $\overline{\text{RTS0}}$ from the P6_0 pin, and inputs $\overline{\text{CTS0}}$ from the P6_4 pin. To use this function, set the register bits as shown below.

- The CRD bit in the U0C0 register
- The CRS bit in the U0C0 register
- The CRD bit in the U1C0 register
- = 0 (enable $\overline{\text{CTS}} / \overline{\text{RTS}}$ of UART1)
- The CRS bit in the U1C0 register
- = 0 (input $\overline{\text{CTS}}$ of UART1) = 1 (inputs $\overline{\text{CTS0}}$ from the P6_4 pin)

= 0 (enable $\overline{\text{CTS}} / \overline{\text{RTS}}$ of UART0)

= 1 (output $\overline{\text{RTS}}$ of UARTO)

- The RCSP bit in the UCON register
 The CLKMD1 bit in the UCON register
 - = 0 (CLKS1 not used)

Note that when using the $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$ separate function, $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$ of UART1 function cannot be used.



Figure 17.17 CTS / RTS Separate Function

17.1.2 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired bit rate and transfer data format. Table 17.5 lists the UART Mode Specifications.

Item	Specification			
Transfer Data Format	Character bit (transfer data): selectable from 7, 8, or 9 bits			
	Start bit : 1 bit			
	Parity bit : selectable from odd, even, or none			
	Stop bit : selectable from 1 bit or 2 bits			
Transfer Clock	• The CKDIR bit in the UiMR register = 0 (internal clock): fj / (16(n + 1))			
	fj = f1SIO, f2SIO, f8SIO, f32SIO n: setting value of UiBRG register 00h to FFh			
	• CKDIR bit = 1 (external clock): fEXT / (16(n + 1))			
	fEXT: input from CLKi pin n: setting value of UiBRG register 00h to FFh			
Transmission, Reception	Selectable from CTS function, RTS function or CTS / RTS function disabled			
Control				
Transmission Start Condition	Before transmission starts, satisfy the following requirements			
	• The TE bit in the UiC1 register = 1 (transmission enabled)			
	• The TI bit in the UiC1 register = 0 (data present in the UiTB register)			
	• If $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTS}}$ in = "L"			
Reception Start Condition	Before reception starts, satisfy the following requirements			
Reception Blan Bonation	• The RE bit in the UiC1 register = 1 (reception enabled)			
	Start bit detection			
Interrupt Request	For transmission, one of the following conditions can be selected			
Generation Timing				
Generation mining	• The UiIRS bit $^{(2)}$ = 0 (transmit buffer empty): when transferring data from the UiTB			
	register to the UARTi transmit register (at start of transmission)			
	• The UiIRS bit =1 (transfer completed): when the serial interface completes sending data from the UARTi transmit register			
	U U U U U U U U U U U U U U U U U U U			
	For reception			
	• When transferring data from the UARTi receive register to the UIRB register (at			
	completion of reception)			
Error Detection	• Overrun error ⁽¹⁾			
	This error occurs if the serial interface started receiving the next data before reading			
	the UiRB register and received the bit one before the last stop bit of the next data			
	• Framing error ⁽³⁾			
	This error occurs when the number of stop bits set is not detected			
	• Parity error ⁽³⁾			
	This error occurs when if parity is enabled, the number of 1 in parity and character			
	bits does not match the number of 1 set			
	Error sum flag			
	This flag is set to 1 when any of the overrun, framing, or parity errors occur			
Select Function	LSB first, MSB first selection			
	Whether to start sending / receiving data beginning with bit 0 or beginning with bit 7			
	can be selected			
	Serial data logic switch			
	This function reverses the logic of the transmit / receive data. The start and stop bits			
	are not reversed.			
	TXD, RXD I/O polarity switch			
	This function reverses the polarities of the TXD pin output and RXD pin input. The			
	This function reverses the polarities of the TXD pin output and RXD pin input. The			

Table 17.5 UART Mode Specifications

i = 0 to 2, 5 to 7

Notes:

- 1. If an overrun error occurs, the receive data of the UiRB register will be indeterminate. The IR bit in the SiRIC register does not change.
- 2. Bits U0IRS and U1IRS are bits 0 and 1 in the UCON register. Bits U2IRS, U5IRS, U6IRS, and U7IRS are in registers U2C1, U5C1, U6C1, and U7C1.
- 3. The timing at which the framing error flag and the parity error flag are set is detected when data is transferred from the UARTi receive register to the UiRB register.

Register	Bit	Function		
UiTB	0 to 8	Set transmission data (1)		
UiRB	0 to 8	Reception data can be read ^(1, 4)		
	OER, FER, PER, SUM	Error flag		
UiBRG	0 to 7	Set a bit rate		
UiMR	SMD2 to SMD0	Set these bits to 100b when transfer data is 7 bits long		
		Set these bits to 101b when transfer data is 8 bits long		
		Set these bits to 110b when transfer data is 9 bits long		
	CKDIR	Select the internal clock or external clock		
	STPS	Select the stop bit		
	PRY, PRYE	Select whether parity is included and whether odd or even		
	IOPOL	Select the TXD / RXD input / output polarity		
UiC0	CLK0, CLK1	Select the count source for the UiBRG register		
	CRS	Select CTS or RTS to use functions		
	TXEPT	Transmit register empty flag		
	CRD	Enable or disable the CTS or RTS function		
	NCH	Select TXDi pin output mode ⁽³⁾		
	CKPOL	Set to 0		
	UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set this bit to 0 when transfer data is 7 or 9 bits long.		
UiC1	TE	Set this bit to 1 to enable transmission		
	TI	Transmit buffer empty flag		
	RE	Set this bit to 1 to enable reception		
	RI	Reception complete flag		
	UjIRS ⁽²⁾	Select the source of UARTj transmit interrupt		
	Ujrrm ⁽²⁾	Set to 0		
	UiLCH	Set this bit to 1 to use reversed data logic		
	UiERE	Set to 0		
UiSMR	0 to 7	Set to 0		
UiSMR2	0 to 7	Set to 0		
UiSMR3	0 to 7	Set to 0		
UiSMR4	0 to 7	Set to 0		
UCON	U0IRS	Select the source of UART0 transmit interrupt		
	U1IRS	Select the source of UART1 transmit interrupt		
	U0RRM	Set to 0		
	U1RRM	Set to 0		
	CLKMD0	Invalid because CLKMD1 = 0		
	CLKMD1	Set to 0		
	RCSP	Set this bit to 1 to accept as input CTS0 signal of UART0 from the P6_4 pin		
	7	Set to 0		

Table 17.6 Registers to Be Used and Settings in UART Mode

i = 0 to 2, 5 to 7

j = 2, 5 to 7

Notes:

- 1. The bits used for transmit / receive data are as follows: bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.
- 2. Set the bit 4 and bit 5 in registers U0C1 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are included in the UCON register.
- 3. TXD2 pin is N channel open-drain output. Set the NCH bit in the U2C0 register to 0.
- 4. When the transfer data is 7 bits long, the contents of the bits 7 and 8 are undefined.

When the transfer data is 8 bits long, the content of the bit 8 is undefined.

Table 17.7 lists the functions of the input / output pins during UART mode. Table 17.8 lists the P6_4 Pin Functions in UART Mode. Note that for a period from when the UARTi operating mode is selected to when transfer starts, the TXDi pin outputs "H" (If the N-channel open-drain output is selected, this pin is in high-impedance state).

Pin Name	Function	Method of Selection
TXDi	Serial data output	(high output when performing reception only)
RXDi	Serial data input	Set the port direction bit corresponding to the RXDi pin to 0 (can be used as an input port when performing transmission only)
CLKi	Input / output port	The CKDIR bit in the UiMR register = 0
	Transfer clock input	The CKDIR bit in the UiMR register = 1
		Set the port direction bit corresponding to the CLKi pin to 0
CTSi / RTSi	CTS input	The CRD bit in the UiC0 register = 0
		The CRS bit in the UiC0 register = 0
		Set the port direction bit corresponding to the $\overline{\text{CTSi}}$ pin to 0
	RTS input	The CRD bit in the UiC0 register = 0
		The CRS bit in the UiC0 register = 1
	Input / output port	The CRD bit in the UiC0 register = 1

i = 0 to 2 , 5 to 7

Table 17.8 P6_4 Pin Functions in UART Mode

	Bit Set Value				
Pin Function	U1C0 Register		UCON Register		PD6 Register
	CRD	CRS	RCSP	CLKMD1	PD6_4
P6_4	1	-	0	0	Input: 0, Output: 1
CTS1	0	0	0	0	0
RTS1	0	1	0	0	-
CTSO ⁽¹⁾	0	0	1	0	0

- indicates either 0 or1.

Note:

1. In addition to this, set the CRD bit in the U0C0 register to 0 (CTS0 / RTS0 enabled) and the CRS bit in the U0C0 register to 1 (RTS0 selected).



Figure 17.18 Transmit Timing in UART Mode



Figure 17.19 Receive Timing in UART Mod

17.1.2.1 Bit Rate

In UART mode, the frequency set by the UiBRG register (i = 0 to 2, 5 to 7) divided by 16 become bit rates. Table 17.9 lists an Example of Bit Rates and Settings.

		Peripheral Function Clock f1:		Peripheral Function Clock f1:	
Bit Rate	Count Source	16 MHz		24 MHz	
(bps)	of UiBRG	Set Value of	Bit Rate (bps)	Set value of	Bit Rate (bps)
		UiBRG: n		UiBRG: n	
1200	f8SIO	103 (67h)	1202	155 (9Bh)	1202
2400	f8SIO	51 (33h)	2404	77 (4Dh)	2404
4800	f8SIO	25 (19h)	4808	38 (26h)	4808
9600	f1SIO	103 (67h)	9615	155 (9Bh)	9615
14400	f1SIO	68 (44h)	14493	103 (67h)	14423
19200	f1SIO	51 (33h)	19231	77 (4Dh)	19231
28800	f1SIO	34 (22h)	28571	51 (33h)	28846
31250	f1SIO	31 (1Fh)	31250	47 (2Fh)	31250
38400	f1SIO	25 (19h)	38462	38 (26h)	38462
51200	f1SIO	19 (13h)	50000	28 (1Ch)	51724

Table 17.9 Example of Bit Rates and Settings

17.1.2.2 Counter Measure for Communication Error

If a communication error occurs while transmitting or receiving in UART mode, follow the procedures below.

- Resetting the UiRB register (i = 0 to 2, 5 to 7)
 - (1) Set the RE bit in the UiC1 register to 0 (reception disabled)
- (2) Set the RE bit in the UiC1 register to 1 (reception enabled)
- Resetting the UiTB register
- (1) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled)
- (2) Reset bits SMD2 to SMD0 in the UiMR register to 001b, 101b, and 110b.
- (3) 1 is written to the RE bit in the UiC1 register (transmission enabled), regardless of the TE bit in the UiC1 register

17.1.2.3 LSB First / MSB First Select Function

Use the UFORM bit in the UiC0 register to select the transfer format. This function is valid when transfer data is 8 bits long. Figure 17.20 shows the Transfer Format.

(1) When the UFORM Bit in the UiC0 Register = 0 (LSB First)
TXDi ST \ D0 \ D1 \ D2 \ D3 \ D4 \ D5 \ D6 \ D7 \ P \ SP
RXDi ST DO X D1 X D2 X D3 X D4 X D5 X D6 X D7 X P Y SP
(2) When the UFORM Bit in the UiC0 Register = 1 (MSB First)
TXDi ST (D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0 X P Y SP
RXDi ST D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0 X P Y SP
ST : start bit P : parity bit SP : stop bit i = 0 to 2, 5 to 7
The above applies to the case where the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock),
the UiLCH bit in the UiC1 register $= 0$ (no reverse), the STPS bit in the UiMR register $= 0$ (1 stop bit), and the PRYE bit in the UiMR register $= 1$ (parity enabled).

Figure 17.20 Transfer Format

17.1.2.4 Serial Data Logic Switching Function

The data written to the UiTB register has its logic reversed before being transmitted. Similarly, the received data has its logic reversed when read from the UiRB register. Figure 17.21 shows Serial Data Logic Switching.

(1) When the UiLCH bit in the UiC1 Register = 0 (No Reverse)
Transfer ^{"H"}
TXDi "H" ST (D0) D1) D2) D3) D4) D5) D6) D7) P SP (No Reverse) "L"
(2) When the UiLCH Bit in the UiC1 Register = 1 (Reverse)
Transfer ^{"H"} Long Long Long Long Long Long Long Long
TXDi "H" <u>ST (D0) D1) D2) D3) D4) D5) D6) D7) P</u> SP (Reverse) "L"
ST : start bit P : parity bit SP : stop bit i = 0 to 2, 5 to 7
The above applies to the case where the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge of the transfer clock), the UFORM bit in the UiC0 register = 0 (LSB first), the STPS bit in the UiMR register = 0 (1 stop bit), and the PRYE bit in the UiMR register = 1 (parity enabled).

Figure 17.21 Serial Data Logic Switching

17.1.2.5 TXD and RXD I/O Polarity Reverse Function

This function reverses the polarities of the TXDi pin output and RXDi pin input. The logic levels of all input / output data (including bits for start, stop, and parity) are reversed. Figure 17.22 shows the TXD and RXD I/O Polarity Reverse.

(1) When the IOPOL Bit in the UiMR Register = 0 (No Reverse) Transfer $"H"$ Clock $"L"$ TXDi "H" (No Reverse) "L" RXDi "H" (No Reverse) "L" $ST \int D0 \int D1 \int D2 \int D3 \int D4 \int D5 \int D6 \int D7 \int P \int SP$ (No Reverse) "L"
(2) When the IOPOL Bit in the UiMR Register = 1 (Reverse)
Transfer Clock"H" "L"STD0D1D2D3D4D5D6D7PSPTXDi"H"STD0D1D2D3D4D5D6D7PSPRXDi"H"STD0D1D2D3D4D5D6D7PSP(Reverse)"L"STD0D1D2D3D4D5D6D7PSP
ST: start bit P : parity bit SP: stop bit i = 0 to 2, 5 to 7
The above applies to the case where the UFORM bit in the UiC0 register = 0 (LSB first), the STPS bit in the UiMR register = 0 (1 stop bit), and the PRYE bit in the UiMR register = 1 (parity enabled).
igure 17.22 TXD and RXD I/O Polarity Reverse

17.1.2.6 $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$ Function

The $\overline{\text{CTS}}$ function is used to start transmit operation when "L" is applied to the $\overline{\text{CTSi}}$ / $\overline{\text{RTSi}}$ (i = 0 to 2, 5 to 7) pin. Transmit operation begins when the $\overline{\text{CTSi}}$ / $\overline{\text{RTSi}}$ pin is held "L". If the "L" signal is switched to "H" during a transmit operation, the operation stops after the ongoing transmit / receive operation is completed.

When the RTS function is used, the CTSi / RTSi pin outputs "L" when the microcomputer is ready to receive. The output level becomes "H" when a start bit is detected.

• The CRD bit in the UiC0 register = 1 (disable $\overline{\text{CTS}} / \overline{\text{RTS}}$ function)

CTSi / RTSi pin is programmable I/O function

- The CRD bit = 0, the CRS bit = 0 ($\overline{\text{CTS}}$ function is selected)
- The CRD bit = 0, the CRS bit = 1 ($\overline{\text{RTS}}$ function is selected)

17.1.2.7 CTS / RTS Separate Function (UART0)

This function separates $\overline{\text{CTS0}}$ / $\overline{\text{RTS0}}$, outputs $\overline{\text{RTS0}}$ from the P6_0 pin, and inputs $\overline{\text{CTS0}}$ from the P6_4 pin. To use this function, set the register bits as shown below.

- The CRD bit in the U0C0 register
- The CRS bit in the U0C0 register
- The CRD bit in the U1C0 register
- = 0 (enable $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$ of UART1)
- The CRS bit in the U1C0 register
- = 0 (input $\overline{\text{CTS}}$ of UART1) = 1 (inputs $\overline{\text{CTS0}}$ from the P6_4 pin)

= 1 (output $\overline{\text{RTS}}$ of UARTO)

= 0 (enable $\overline{\text{CTS}} / \overline{\text{RTS}}$ of UART0)

- The RCSP bit in the UCON registerThe CLKMD1 bit in the UCON register
- = 0 (CLKS1 not used)

Note that when using the $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$ separate function, $\overline{\text{CTS}}$ / $\overline{\text{RTS}}$ of UART1 function cannot be used.



Figure 17.23 CTS / RTS Separate Function

CTSi / RTSi pin is CTS function

CTSi / RTSi pin is RTS function

17.1.3 Special Mode 1 (I²C mode)

I²C mode is provided for use as a simplified I²C interface compatible mode. Table 17.10 lists the specifications of I²C mode. Tables 17.11 and 17.12 list the registers used in I²C mode and the register values set. Table 17.13 lists the I²C Mode Functions. Figure 17.24 shows the block diagram for I²C mode. Figure 17.25 shows Transfer to UiRB Register and Interrupt Timing.

As shown in Table 17.13, the microcomputer is placed in I²C mode by setting bits SMD2 to SMD0 to 010b and the IICM bit to 1. Because SDAi transmit output has a delay circuit attached, SDAi output does not change state until SCLi goes low and remains stably low.

Item	Specification		
Transfer Data Format	Transfer data length: 8 bits		
Transfer Clock	 During master CKDIR bit in the UiMR register = 0 (internal clock): fj / (2(n+1)) fj = f1SIO, f2SIO, f8SIO, f32SIO n = setting value of the UiBRG register 00h to FFh During slave CKDIR bit = 1 (external clock): input from the SCLi pin 		
Transmission Start	Before transmission starts, satisfy the following requirements ⁽¹⁾		
Condition	 The TE bit in the UiC1 register = 1 (transmission enabled) The TI bit in the UiC1 register = 0 (data present in UiTB register) 		
Reception Start Condition	 Before reception starts, satisfy the following requirements ⁽¹⁾ The RE bit in the UiC1 register = 1 (reception enabled) The TE bit in the UiC1 register = 1 (transmission enabled) The TI bit in the UiC1 register = 0 (data present in the UiTB register) 		
Interrupt Request	When start or stop condition is detected, acknowledge undetected, or		
Generation Timing	acknowledge detected		
Error Detection	Overrun error ⁽²⁾ This error occurs if the serial interface started receiving the next data before reading the UiRB register and received the 8th bit of the next data		
Select Function	 Arbitration lost Timing at which the ABT bit in the UiRB register is updated can be selected SDAi digital delay No digital delay or a delay of 2 to 8 UiBRG count source clock cycles selectable Clock phase setting With or without clock delay selectable 		

Table 17.10 I²C Mode Specifications

i = 0 to 2, 5 to 7

Notes:

1. When an external clock is selected, the conditions must be met while the external clock is in high state.

2. If an overrun error occurs, the received data of the UiRB register will be indeterminate. The IR bit in the SiRIC register does not change.



Figure 17.24 I²C Mode Block Diagram

Register	Bit	Function				
-		Master	Slave			
JiTB	0 to 7	Set transmission data	Set transmission data			
UiRB ⁽³⁾	0 to 7	Reception data can be read	Reception data can be read			
	8	ACK or NACK is set in this bit	ACK or NACK is set in this bit			
	ABT	Arbitration lost detection flag	Invalid			
	OER	Overrun error flag	Overrun error flag			
JiBRG	0 to 7	Set a bit rate	Invalid			
Jimr ⁽³⁾	SMD2 to SMD0	Set to 010b	Set to 010b			
	CKDIR	Set to 0	Set to 1			
	IOPOL	Set to 0	Set to 0			
JiC0	CLK1, CLK0	Select the count source for the UiBRG register	Invalid			
	CRS	Invalid because CRD = 1	Invalid because CRD = 1			
	TXEPT	Transmit register empty flag	Transmit register empty flag			
	CRD (4)	Set to 1	Set to 1			
	NCH	Set to 1 ⁽²⁾	Set to 1 ⁽²⁾			
	CKPOL	Set to 0	Set to 0			
	UFORM	Set to 1	Set to 1			
JiC1	TE	Set this bit to 1 to enable transmission	Set this bit to 1 to enable transmission			
	TI	Transmit buffer empty flag	Transmit buffer empty flag			
	RE	Set this bit to 1 to enable reception	Set this bit to 1 to enable reception			
	RI	Reception complete flag	Reception complete flag			
	UjIRS ⁽¹⁾	Set to 1	Set to 1			
	UjRRM ⁽¹⁾	Set to 0	Set to 0			
	, UiLCH	Set to 0	Set to 0			
	UiERE	Set to 0	Set to 0			
JiSMR	IICM	Set to 1	Set to 1			
	ABC	Select the timing at which arbitration lost is detected	Invalid			
	BBS	Bus busy flag	Bus busy flag			
	3 to 7	Set to 0	Set to 0			
JiSMR2	IICM2	See Table 17.13 "I2C Mode Functions"	See Table 17.13 "I2C Mode Functions"			
	CSC	Set this bit to 1 to enable clock synchronization	Set to 0			
	SWC	Set this bit to 1 to have SCLi output fixed to "L" at the falling edge of the 9th bit of clock	Set this bit to 1 to have SCLi output fixed to "L" at the falling edge of the 9th bit of clock			
	ALS	Set this bit to 1 to have SDAi output stopped when arbitration lost is detected	Set to 0			
	STAC	Set to 0	Set this bit to 1 to initialize UARTi at start condition detection			
	SWC2	Set this bit to 1 to have SCLi output forcibly pulled low	Set this bit to 1 to have SCLi output forcibly pulled low			
	SDHI	Set this bit to 1 to disable SDAi output	Set this bit to 1 to disable SDAi output			
	7	Set to 0	Set to 0			

Table 17.11	Registers to Be Used and Settings in I ² C Mode (1)
	Registers to be Used and Settings in I-C Mode (1	

i = 0 to 2, 5 to 7

j = 2, 5 to 7

Notes:

- 1. Set the bit 4 and bit 5 in registers U0C1 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are in the UCON register.
- 2. The TXD2 pin is N channel open-drain output. No NCH bit in the U2C0 register is assigned. When write, set to 0.
- 3. Set the bits not listed above to 0 when writing to the registers in I^2C mode.
- 4. When using UART1 in I²C mode and enabling the CTS / RTS separate function of UART0, set the CRD bit in the U1C0 register to 0 (CTS / RTS enabled) and the CRS bit to 0 (CTS input).

Register Bit		Function			
Register	BIL	Master	Slave		
UiSMR3	0, 2, 4, and NODC	Set to 0	Set to 0		
	СКРН	See Table 17.13 "I ² C Mode Functions"	See Table 17.13 "I2C Mode Functions"		
	DL2 to DL0	Set the amount of SDAi digital delay	Set the amount of SDAi digital delay		
UiSMR4	STAREQ	Set this bit to 1 to generate start condition	Set to 0		
	RSTAREQ	Set this bit to 1 to generate restart condition	Set to 0		
	STPREQ	Set this bit to 1 to generate stop condition	Set to 0		
	STSPSEL	Set this bit to 1 to output each condition	Set to 0		
	ACKD	Select ACK or NACK	Select ACK or NACK		
	ACKC	Set this bit to 1 to output ACK data	Set this bit to 1 to output ACK data		
	SCLHI	Set this bit to 1 to have SCLi output stopped when stop condition is detected	Set to 0		
	SWC9	Set to 0	Set this bit to 1 to set the SCLi to "L" hold at the falling edge of the 9th bit of clock		
IFSR2A	IFSR26, ISFR27	Set to 1	Set to 1		
UCON	U0IRS,	Set to 1	Set to 1		
	U1IRS	Set to 1	Set to 1		
	U0RRM	Set to 0	Set to 0		
	U1RRM	Set to 0	Set to 0		
	CLKMD0	Set to 0	Set to 0		
	CLKMD1	Set to 0	Set to 0		
	RCSP	Set to 0	Set to 0		
	7	Set to 0	Set to 0		

Table 17.12	Registers to Be Used and Settings in I ² C Mode (2)

i = 0 to 2, 5 to 7

Table 17.13 I²C Mode Functions

Function	Clock Synchronous Serial	I2C Mode (SMD2 to S	SMD0 = 010b, IICM = 1)	
	I/O Mode (SMD2 to SMD0 = 001b, IICM = 0)	IICM2 = 0 (NACK/ACK interrupt)		IICM2 = 1 (UART transmit / receive interrupt)	
		CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)	CKPH = 0 (No clock delay)	CKPH = 1 (Clock delay)
Factor of Interrupt Number 6, 7, 10, 43, 46, and 49 ^{(1, 5,} ⁷⁾	-	Start condition detecti (See Table 17.14 "ST	on or stop condition de SPSEL Bit Functions	tection ")	
Factor of Interrupt Number 15, 17, 19, 44, 47, and 50 ^{(1,} , ⁶⁾	UARTi transmission Transmission started or completed (selected by UiIRS)	No acknowledgment detection (NACK) Rising edge of SCLi 9)th bit	UARTi transmission Rising edge of SCLi 9th bit	UARTi transmission Falling edge of SCLi next to the 9th bit
Factor of Interrupt Number 16, 18, 20, 45, 48, and 51 ^(1, 6))	UARTi reception When 8th bit received CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Acknowledgment dete Rising edge of SCLi 9		UARTi reception Falling edge of SCLi s	9th bit
Timing for Transferring Data from the UART Reception Shift Register to the UiRB Register	CKPOL = 0 (rising edge) CKPOL = 1 (falling edge)	Rising edge of SCLi 9)th bit	Falling edge of SCLi 9th bit	Falling and rising edges of SCLi 9th bit
UARTi Transmission Output Delay	Not delayed	Delayed		·	
Functions of TXDi / SDAi	TXDi output	SDAi input / output			
Functions of RXDi / SCLi	RXDi input	SCLi input / output			
Functions of CLKi CLKi input or output port selected		- (Cannot be used in I2C mode)			
Noise Filter Width	15ns	200ns			
Read RXDi and SCLi Pin Levels	Possible when the corresponding port direction bit = 0	Always possible no m	atter how the correspon	nding port direction bit	is set
Initial Value of TXDi and SDAi Outputs	CKPOL = 0 ("H") CKPOL = 1 ("L")	The value set in the p	ort register before setti	ng I2C mode (2)	
Initial and End Values of SCLi	-	"H"	"L"	"H"	"L"
DMA1 and DMA3 Factor (6)	UARTi reception	Acknowledgment dete	ection (ACK)	UARTi reception Falling edge of SCLi	9th bit
Store Received Data	1st to 8th bits of the received data are stored into bits 0 to 7 in the UiRB	1st to 8th bits of the received data are stored into bits 7 to 0 in the UiRB register		1st to 7th bits of the received data are stored into bits 6 to 0 in the UiRB register. 8th bit is stored into bit 8 in the UiRB register	
	register				1st to 8th bits are stored into bits 7 to 0 in the UiRB register ⁽³⁾
Read Received Data	The UiRB register status is	read			Bits 6 to 0 in the UiRB register are read as bits 7 to 1. Bit 8 in the UiRB register is read as bit 0 (4)

i = 0 to 2, 5 to 7

Notes:

1. If the source or factor of any interrupt is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to 1 (interrupt requested). (Refer to **24.7 "Interrupt"**)

If one of the bits shown below is changed, the interrupt source, the interrupt timing, etc. change. Therefore,

always be sure to clear the IR bit to 0 (interrupt not requested) after changing those bits.

Bits SMD2 to SMD0 in the UiMR register, the IICM bit in the UiSMR register, the IICM2 bit in the UiSMR register, and the CKPH bit in the UiSMR3 register

- 2. Set the initial value of SDAi output while bits SMD2 to SMD0 in the UiMR register = 000b (serial interface disabled).
- 3. Second data transfer to the UiRB register (rising edge of SCLi 9th bit)
- 4. First data transfer to the UiRB register (falling edge of SCLi 9th bit)
- 5. See Figure 17.27 "STSPSEL Bit Functions".
- 6. See Figure 17.25 "Transfer to UiRB Register and Interrupt Timing".
- 7. When using UART0, be sure to set the IFSR26 bit in the IFSR2A register to 1 (factor of interrupt: UART0 bus collision). When using UART1, be sure to set the IFSR27 bit in the IFSR2A register to 1 (factor of interrupt: UART1 bus collision).



17.1.3.1 Detection of Start and Stop Condition

Whether a start or a stop condition has been detected is determined.

A start condition detect interrupt request is generated when the SDAi pin changes state from high to low while the SCLi pin is in the high state. A stop condition detect interrupt request is generated when the SDAi pin changes state from low to high while the SCLi pin is in the high state.

Because the start and stop condition detect interrupts share the interrupt control register and vector, check the BBS bit in the UiSMR register to determine which interrupt source is requesting the interrupt.



Figure 17.26 Detection of Start and Stop Condition

17.1.3.2 Output of Start and Stop Condition

A start condition is generated by setting the STAREQ bit in the UiSMR4 register (i = 0 to 2, 5 to 7) to 1 (start).

A restart condition is generated by setting the RSTAREQ bit in the UiSMR4 register to 1 (start).

A stop condition is generated by setting the STPREQ bit in the UiSMR4 register to 1 (start). The output procedure is described below.

(1) Set the STAREQ bit, RSTAREQ bit or STPREQ bit to 1 (start).

(2) Set the STSPSEL bit in the UiSMR4 register to 1 (output).

The function of the STSPSEL bit is shown in Tables 17.14 and 17.27.

Function	STSPSEL = 0	STSPSEL = 1
Output of Pins SCLi and SDAi	Output of transfer clock and data Output of start / stop condition is accomplished by a program using ports (not automatically generated in hardware)	Output of a start / stop condition according to bits STAREQ, RSTAREQ, and STPREQ
Start / Stop Condition Interrupt Request Generation Timing	Detect start / stop condition	Complete generating start / stop condition





Figure 17.27 STSPSEL Bit Functions

17.1.3.3 Arbitration

Unmatching of the transmit data and SDAi pin input data is checked synchronously with the rising edge of SCLi. Use the ABC bit in the UiSMR register to select the timing at which the ABT bit in the UiRB register is updated. If the ABC bit = 0 (update per bit), the ABT bit is set to 1 at the same time unmatching is detected during check, and is cleared to 0 when not detected. In cases when the ABC bit is set to 1, if unmatching is ever detected, the ABT bit is set to 1 (unmatching detected) at the falling edge of the clock pulse of 9th bit. If the ABT bit needs to be updated per byte, clear the ABT bit to 0 (undetected) after detecting acknowledge in the first byte, before transferring the next byte. Setting the ALS bit in the UiSMR2 register to 1 (SDA output stop enabled) factors arbitration-lost to occur, in which case the SDAi pin is placed in the high-impedance state at the same time the ABT bit is set to 1 (unmatching detected).

17.1.3.4 Transfer Clock

The transfer clock is used to transmit and receive data as is shown in Figure 17.25 Transfer to UiRB Register and Interrupt Timing.

The CSC bit in the UiSMR2 register is used to synchronize the internally generated clock (internal SCLi) and an external clock supplied to the SCLi pin. In cases when the CSC bit is set to 1 (clock synchronization enabled), if a falling edge on the SCLi pin is detected while the internal SCLi is high, the internal SCLi goes low, at which time the value of the UiBRG register is reloaded with and starts counting in the low-level interval. If the internal SCLi changes state from low to high while the SCLi pin is low, counting stops, and when the SCLi pin goes high, counting restarts.

In this way, the UARTi transfer clock is equivalent to AND of the internal SCLi and the clock signal applied to the SCLi pin. The transfer clock works between a half cycle before the falling edge of the internal SCLi 1st bit and the rising edge of the 9th bit. To use this function, select an internal clock for the transfer clock.

The SWC bit in the UiSMR2 register determines whether the SCLi pin is fixed to be or freed from lowlevel output at the falling edge of the 9th clock pulse.

If the SCLHI bit in the UiSMR4 register is set to 1 (enabled), SCLi output is turned off (placed in the high-impedance state) when a stop condition is detected.

Setting the SWC2 bit in the UiSMR2 register = 1 (0 output) makes it possible to forcibly output a low-level signal from the SCLi pin even while sending or receiving data. Clearing the SWC2 bit to 0 (transfer clock) allows the transfer clock to be output from or supplied to the SCLi pin, instead of outputting a low-level signal.

If the SWC9 bit in the UiSMR4 register is set to 1 (SCL hold low enabled) when the CKPH bit in the UiSMR3 register = 1, the SCLi pin is fixed to low-level output at the falling edge of the clock pulse next to the 9th. Setting the SWC9 bit = 0 (SCL hold low disabled) frees the SCLi pin from low-level output.

17.1.3.5 SDA Output

The data written to bits 7 to 0 (D7 to D0) in the UiTB register is output in descending order from D7. The 9th bit (D8) is ACK or NACK.

Set the initial value of SDAi transmit output when IICM = 1 (I^2C mode) and bits SMD2 to SMD0 in the UiMR register = 000b (serial interface disabled).

Bits DL2 to DL0 in the UiSMR3 register allow to add no delays or a delay of 2 to 8 UiBRG count source clock cycles to SDAi output.

Setting the SDHI bit in the UiSMR2 register = 1 (SDA output disabled) forcibly places the SDAi pin in the high-impedance state. Do not write to the SDHI bit at the rising edge of the UARTi transfer clock. This is because the ABT bit may inadvertently be set to 1 (detected).

17.1.3.6 SDA Input

When the IICM2 bit = 0, the 1st to 8th bits (D7 to D0) of received data are stored in bits 7 to 0 in the UiRB register. The 9th bit (D8) is ACK or NACK.

When the IICM2 bit = 1, the 1st to 7th bits (D7 to D1) of received data are stored in bits 6 to 0 in the UiRB register and the 8th bit (D0) is stored in bit 8 in the UiRB register. Even when the IICM2 bit = 1, providing the CKPH bit = 1, the same data as when the IICM2 bit = 0 can be read. To read the data, read the UiRB register after the rising edge of 9th bit of the corresponding clock pulse.

17.1.3.7 ACK and NACK

If the STSPSEL bit in the UiSMR4 register is set to 0 (start and stop conditions not generated) and the ACKC bit in the UiSMR4 register is set to 1 (ACK data output), the value of the ACKD bit in the UiSMR4 register is output from the SDAi pin.

If the IICM2 bit = 0, the NACK interrupt request is generated if the SDAi pin remains high at the rising edge of the 9th bit of transmit clock pulse. The ACK interrupt request is generated if the SDAi pin is low at the rising edge of the 9th bit of transmit clock pulse.

If ACKi is selected to generate a DMA1 or DMA3 request source, a DMA transfer can be activated by detection of an acknowledge.

17.1.3.8 Initialization of Transmission / Reception

If a start condition is detected while the STAC bit = 1 (UARTi initialization enabled), the serial interface operates as described below.

- The transmit shift register is initialized, and the content of the UiTB register is transferred to the transmit shift register. In this way, the serial interface starts sending data synchronously with the next clock pulse applied. However, the UARTi output value does not change state and remains the same as when a start condition was detected until the first bit of data is output synchronously with the input clock.
- The receive shift register is initialized, and the serial interface starts receiving data synchronously with the next clock pulse applied.
- The SWC bit is set to 1 (SCL wait output enabled). Consequently, the SCLi pin is pulled low at the falling edge of the 9th clock pulse.

Note that when UARTi transmission / reception is started using this function, the TI bit does not change state. Select the external clock as the transfer clock to start UARTi transmission / reception with this setting.

17.1.4 Special Mode 2

In special mode 2, serial communication between one or multiple masters and multiple slaves is available. Transfer clock polarity and phase are selectable. Table 17.15 lists the Special Mode 2 Specifications. Table 17.16 lists the Registers to Be Used and Settings in Special Mode 2. Figure 17.28 shows Special Mode 2 Communication Control Example (UART2).

Item	Specification	
Transfer Data Format	Transfer data length: 8 bits	
Transfer Clock	 Master mode The CKDIR bit in the UiMR register = 0 (internal clock): fj / (2(n + 1)) fj = f1SIO, f2SIO, f8SIO, f32SIO n: setting value of UiBRG register 00h to FFh Slave mode The CKDIR bit = 1 (external clock selected): input from the CLKi pin 	
Transmit / Receive Control	Controlled by input / output ports	
Transmission Start Condition	Before transmission starts, satisfy the following requirements (1)• The TE bit in the UiC1 register• The TI bit in the UiC1 register= 0 (data present in UiTB register)	
Reception Start Condition	Before reception starts, satisfy the following requirements (1)• The RE bit in the UiC1 register• The TE bit• The TI bit= 1 (transmission enabled)= 0 (data present in the UiTB register)	
Interrupt Request Generation Timing	 The UiIRS bit in the UiC1 register= 0 (transmit buffer empty): when transferring data from the UiTB register to the UARTi transmit register (at start of transmission) The UiIRS bit =1 (transfer completed): when the serial interface completed sending data from the UARTi transmit register While receiving When transferring data from the UARTi receive register to the UiRB register (at completion of reception) 	
Error Detection	Overrun error ⁽²⁾ This error occurs if the serial interface starts receiving the next data before reading the UiRB register and receives the 7th bit of the next data	
Select Function	 CLK polarity selection Transfer data input / output can be chosen to occur synchronously with the rising or the falling edge of the transfer clock LSB first, MSB first selection Whether to start sending / receiving data beginning with bit 0 or beginning with bit 7 can be selected Continuous receive mode selection Reception is enabled immediately by reading the UiRB register Switching serial data logic This function reverses the logic value of the transmit / receive data Clock phase setting Selectable from four combinations of transfer clock polarities and phases 	

Table 17.15 Special Would 2 Specifications	Table 17.15	Special Mode 2 Specifications
--	-------------	-------------------------------

i = 0 to 2, 5 to 7

Notes:

- When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0 register = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in high state; if the CKPOL bit = 1 (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in low state.
- 2. If an overrun error occurs, the received data of the UiRB register will be indeterminate. The IR bit in the SiRIC register does not change.



Figure 17.28 Special Mode 2 Communication Control Example (UART2)

Register	Bit	Function
UiTB ⁽³⁾	0 to 7	Set transmission data
UiRB ⁽³⁾	0 to 7	Reception data can be read
	OER	Overrun error flag
UiBRG	0 to 7	Set a bit rate
UiMR ⁽³⁾	SMD2 to SMD0	Set to 001b
	CKDIR	Set to 0 in master mode or 1 in slave mode
	IOPOL	Set to 0
UiC0	CLK0, CLK1	Select the count source for the UiBRG register
	CRS	Invalid because CRD = 1
	TXEPT	Transmit register empty flag
	CRD	Set to 1
	NCH	Select TXDi pin output format ⁽²⁾
	CKPOL	Clock phases can be set in combination with the CKPH bit in the UiSMR3 register
	UFORM	Select LSB first or MSB first.
UiC1	TE	Set to 1 to enable transmission / reception
	TI	Transmit buffer empty flag
	RE	Set to 1 to enable reception
	RI	Reception complete flag
	UjIRS ⁽¹⁾	Select UARTj transmit interrupt source
	UjRRM ⁽¹⁾	Set this bit to 1 to use continuous receive mode
	UiLCH	Set this bit to 1 to use inverted data logic
	UiERE	Set to 0
UiSMR	0 to 7	Set to 0
UiSMR2	0 to 7	Set to 0
UiSMR3	СКРН	Clock phases can be set in combination with the CKPOL bit in the UiC0 register
	NODC	Set to 0
	0, 2, 4 to 7	Set to 0
UiSMR4	0 to 7	Set to 0
UCON	U0IRS	Select UART0 transmit interrupt source
	U1IRS	Select UART1 transmit interrupt source
	UORRM	Set to 0
	U1RRM	Set to 0
	CLKMD0	Invalid because CLKMD1 = 0
	CLKMD1, RCSP, 7	Set to 0

Table 17.16 Registers to Be Used and Settings in Special Mode 2

i = 0 to 2, 5 to 7

j = 2, 5 to 7

Notes:

- 1. Set bits 4 and 5 in registers U0C0 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are in the UCON register.
- 2. The TXD2 pin is N channel open-drain output. No NCH bit in the U2C0 register is assigned. When write, set to 0.
- 3. Set the bits not listed above to 0 when writing to the registers in special mode 2.

17.1.4.1 Clock Phase Setting Function

One of four combinations of transfer clock phases and polarities can be selected using the CKPH bit in the UiSMR3 register and the CKPOL bit in the UiC0 register.

Make sure the transfer clock polarity and phase are the same for the master and salves to be communicated.

Figure 17.29 shows the Transmission and Reception Timing in Master Mode (Internal Clock).

Figure 17.30 shows the Transmission and Reception Timing (CKPH = 0) in Slave Mode (External Clock) while Figure 17.31 shows the Transmission and Reception Timing (CKPH = 1) in Slave Mode (External Clock).



Figure 17.29 Transmission and Reception Timing in Master Mode (Internal Clock)



Figure 17.30 Transmission and Reception Timing (CKPH = 0) in Slave Mode (External Clock)



Figure 17.31 Transmission and Reception Timing (CKPH = 1) in Slave Mode (External Clock)

17.1.5 Special Mode 3 (IE mode)

In this mode, one bit of IEBus is approximated with one byte of UART mode waveform.

Table 17.17 lists the Registers to Be Used and Settings in IE Mode. Figure 17.32 shows the Bus Collision Detect Function-Related Bits.

If the TXDi pin (i = 0 to 2, 5 to 7) output level and RXDi pin input level do not match, a UARTi bus collision detect interrupt request is generated.

Use bits IFSR26 and IFSR27 in the IFSR2A register to enable the UART0 / UART1 bus collision detect function.

Register	Bit	Function
UiTB	0 to 8	Set transmission data
UiRB ⁽³⁾	0 to 8	Reception data can be read
	OER, FER, PER, SUM	Error flag
UiBRG	0 to 7	Set a bit rate
UiMR	SMD2 to SMD0	Set to 110b
	CKDIR	Select the internal clock or external clock
	STPS	Set to 0
	PRY	Invalid because PRYE = 0
	PRYE	Set to 0
	IOPOL	Select the TXD and RXD input / output polarity
UiC0	CLK1, CLK0	Select the count source for the UiBRG register
	CRS	Invalid because CRD = 1
	TXEPT	Transmit register empty flag
	CRD	Set to 1
	NCH	Select TXDi pin output format ⁽²⁾
	CKPOL	Set to 0
	UFORM	Set to 0
UiC1	TE	Set to 1 to enable transmission
	ТІ	Transmit buffer empty flag
	RE	Set to 1 to enable reception
	RI	Reception complete flag
	UjIRS ⁽¹⁾	Select the source of UARTj transmit interrupt
	UjRRM ⁽¹⁾	Set to 0
	UilCH	Set to 0
	UiERE	Set to 0
UiSMR	0 to 3, 7	Set to 0
	ABSCS	Select the sampling timing at which to detect a bus collision
	ACSE	Set this bit to 1 to use the auto clear function of transmit enable bit
	SSS	Select the transmit start condition
UiSMR2	0 to 7	Set to 0
UiSMR3	0 to 7	Set to 0
UiSMR4	0 to 7	Set to 0
IFSR2A	IFSR26, IFSR27	Set to 1
UCON	U0IRS	Select the source of UART0 transmit interrupt
	U1IRS	Select the source of UART1 transmit interrupt
	UORRM	Set to 0
	U1RRM	Set to 0
	CLKMD0	Invalid because CLKMD1 = 0
	CLKMD1, RCSP, 7	Set to 0

Table 17.17 Registers to Be Used and Settings in IE Mode

i = 0 to 2, 5 to 7

j = 2, 5 to 7

Notes:

1. Set bits 4 and 5 in registers U0C0 and U1C1 to 0. Bits U0IRS, U1IRS, U0RRM, and U1RRM are in the UCON register.

2. The TXD2 pin is N channel open-drain output. No NCH bit in the U2C0 register is assigned. When write, set to 0.

3. Set the bits not listed above to 0 when writing to the registers in IE mode.

	the UiSMR Register (Bus collision detect sampling clock select) (i = 0 to 2, 5 to 7) If ABSCS = 0, bus collision is determined at the rising edge of the transfer clock
-	
Transfer clock	Image: Constraint of the second se
TXDi –	
RXDi _	Trigger signal is applied to the TAjIN pin
Timer Aj	
	If ABSCS = 1, bus collision is determined when timer Aj (one-shot timer mode) underflows.
	mer A3 in UART0; Timer A4 in UART1; Timer A0 in UART2 mer A0 in UART5; Timer A3 in UART6; Timer A4 in UART7
(2) The ACSE Bit in the	e UiSMR Register (Auto clear of transmit enable bit)
– Transfer clock	
	<u>ST D0 D1 D2 D3 D4 D5 D6 D7 D8</u> SP
TXDi _	
RXDi _	
IR bit in UiBCNIC and	If ACSE bit = 1 (automatically
BCNIC register –	clear when bus collision occurs), the TE bit is cleared to 0
TE bit in UiC1 register _	(transmission disabled) when the IR bit in the UiBCNIC register = 1 (unmatching detected).
	r (uninatening detected).
. ,	UISMR Register (Transmit start condition select) 0, the serial interface starts sending data one transfer
	after the transmission enable condition is met.
Transfer clock	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
	Image: Step 1 Image: Step 2 Imag
Transfer clock TXDi _	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
TXDi _	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
TXDi _ Trans	
TXDi _ Trans	mit enable conditions are met a 1, the serial interface starts sending data at the rising edge of RXDi ⁽¹⁾
TXDi	mit enable conditions are met
TXDi Trans If SSS bit = 	the serial interface starts sending data at the rising edge of RXDi ⁽¹⁾ ST = D0 = D1 = D2 = D3 = D4 = D5 = D6 = D7 = D8 = SP
TXDi	trmit enable conditions are met at 1, the serial interface starts sending data at the rising edge of RXDi ⁽¹⁾ T T D_0 D_1 D_2 D_3 D_4 D_5 D_6 D_7 D_8 SP
TXDi	The serial interface starts sending data at the rising edge of RXDi ⁽¹⁾ $f(x) = \frac{1}{D^2} + \frac{1}{D$
TXDi	the serial interface starts sending data at the rising edge of RXDi ⁽¹⁾ ST = D0 = D1 = D2 = D3 = D4 = D5 = D6 = D7 = D8 = SP

17.1.6 Special Mode 4 (SIM Mode) (UART2)

SIM interface devices can communicate in UART mode. Both direct and inverse formats are available. The TXD2 pin outputs a low-level signal when a parity error is detected. Table 17.18 lists the SIM Mode Specifications. Table 17.19 lists the Registers to Be Used and Settings in SIM Mode.

Item	Specification
Transfer Data Format	Direct format Inverse format
Transfer Clock	 The CKDIR bit in the U2MR register = 0 (internal clock): fi / (16(n + 1)) fi = f1SIO, f2SIO, f8SIO, f32SIO n = setting value of the U2BRG register 00h to FFh The CKDIR bit = 1 (external clock): fEXT / (16(n + 1)) fEXT = input from the CLK2 pin n = setting value of the U2BRG register 00h to FFh
Transmission Start	Before transmission starts, satisfy the following requirements
Condition	• The TE bit in the U2C1 register= 1 (transmission enabled)• The TI bit in the U2C1 register= 0 (data present in the U2TB register)
Reception Start	Before reception starts, satisfy the following requirements
Condition	 The RE bit in the U2C1 register = 1 (reception enabled) Start bit detection
Interrupt Request Generation Timing ⁽²⁾	 While transmitting When the serial interface completed sending data from the UART2 transmit register (the U2IRS bit =1) While receiving When transferring data from the UART2 receive register to the U2RB register (at completion of reception)
Error Detection	 Overrun error ⁽¹⁾ This error occurs if the serial interface started receiving the next data before reading the U2RB register and received the bit one before the last stop bit of the next data Framing error ⁽³⁾ This error occurs when the number of stop bits set is not detected Parity error ⁽³⁾ During reception, if a parity error is detected, parity error signal is output from the TXD2 pin. During transmission, a parity error is detected by the level of input to the RXD2 pin when a transmission interrupt occurs Error sum flag This flag is set to 1 when one of the overrun, framing, and parity errors occurs

Table 17.18 SIM Mode Specifications

Notes:

- 1. If an overrun error occurs, the received data of the U2RB register will be indeterminate. The IR bit in the S2RIC register does not change.
- A transmit interrupt request is generated by setting the U2IRS bit to 1 (transmission completed) and the U2ERE bit to 1 (error signal output) in the U2C1 register after reset is canceled. Therefore, when using SIM mode, set the IR bit to 0 (interrupt not requested) after setting the bits.
- 3. The timing at which the framing error flag and the parity error flag are set is detected when data is transferred from the UART2 receive register to the U2RB register.

Table 17.19	Registers to Be Used and Settings in SIM Mode
-------------	---

Register	Bit	Function
U2TB ⁽¹⁾	0 to 7	Set transmission data
U2RB ⁽¹⁾	0 to 7	Reception data can be read
	OER,FER,PER,SUM	Error flag
U2BRG	0 to 7	Set a bit rate

U2MR	SMD2 to SMD0	Set to 101b	
	CKDIR	Select the internal clock or external clock	
	STPS	Set to 0	
	PRY	Set to 1 in direct format or 0 in inverse format	
	PRYE	Set to 1	
	IOPOL	Set to 0	
U2C0	CLK0,CLK1	Select the count source for the U2BRG register	
	CRS	Invalid because CRD = 1	
	TXEPT	Transmit register empty flag	
	CRD	Set to 1	
	NCH	Set to 0	
	CKPOL	Set to 0	
	UFORM	Set to 0 in direct format or 1 in inverse format	
U2C1	TE	Set to 1 to enable transmission	
	TI	Transmit buffer empty flag	
	RE	Set to 1 to enable reception	
	RI	Reception complete flag	
	U2IRS	Set to 1	
	U2RRM	Set to 0	
	U2LCH	Set to 0 in direct format or 1 in inverse format	
	U2ERE	Set to 1	
U2SMR ⁽¹⁾	0 to 3	Set to 0	
U2SMR2	0 to 7	Set to 0	
U2SMR3	0 to 7	Set to 0	
U2SMR4	0 to 7	Set to 0	

Table 17.19	Registers to Be Used and Settings in SIM Mode
-------------	---

Note:

1. Set the bits not listed above to 0 when writing to the registers in SIM mode.



Figure 17.33 Transmit and Receive Timing in SIM Mode

Figure 17.34 shows an Example of SIM Interface Connection. Connect TXD2 and RXD2, and then place a pull-up resistance.



Figure 17.34 Example of SIM Interface Connection

17.1.6.1 Parity Error Signal Output

The parity error signal is enabled by setting the U2ERE bit in the U2C1 register to 1 (error signal output).

The parity error signal is output when a parity error is detected while receiving data. A low-level signal is output from the TXD2 pin in the timing shown in Figure 17.35. If the U2RB register is read while outputting a parity error signal, the PER bit is cleared to 0 (no parity error) and at the same time the TXD2 output is returned high.

When transmitting, a transmission complete interrupt request is generated at the falling edge of the transfer clock pulse that immediately follows the stop bit. Therefore, whether a parity error signal has been returned can be determined by reading the port that shares the RXD2 pin in a transmission complete interrupt routine.

Transfer clock		
RXD2	"H" ST (D0) D1) D2) D3) D4) D5) D6 (D7)	P SP
TXD2	"H" (NOTE 1) "L"	
RI bit in U2C1 register	"1" "0"	
This timing diagram applies to the case where the direct format is implemented. ST : Start bit Note: P : Even Parity 1. The output of microcomputer is in the high-impedance state (pulled up externally). SP : Stop bit		

Figure 17.35 Parity Error Signal Output Timing

17.1.6.2 Format

Two formats are available: direct format and inverse format.

In direct format, set the PRYE bit in the U2MR register to 1 (parity enabled), the PRY bit to 1(even parity), the UFORM bit in the U2C0 register to 0 (LSB first) and the U2LCH bit in the U2C1 register to 0 (not inverted). When data are transmitted, data set in the U2TB register are transmitted with the even-numbered parity, starting from D0. When data are received, received data are stored in the U2RB register, starting from D0. The even-numbered parity determines whether a parity error occurs. In inverse format, set the PRYE bit to 1, the PRY bit to 0 (odd parity), the UFORM bit to 1 (MSB first), and the U2LCH bit to 1 (inverted). When data are transmitted, values set in the U2TB register are logically inversed and are transmitted with the odd-numbered parity, starting from D7. When data are received, received data are logically inversed to be stored in the U2RB register, starting from D7. The odd-numbered parity determines whether a parity determines whether a parity determines whether a parity error occurs.



Figure 17.36 SIM Interface Format

17.2 SI/O3 and SI/O4

SI/O3 and SI/O4 are exclusive clock-synchronous serial I/Os.

Figure 17.37 shows the SI/O3 and SI/O4 Block Diagram, and Figure 17.38 shows the Registers S3C, S4C, S3BRG, S4BRG, S3TRR, and S4TRR.

Table 17.20 shows the SI/O3 and SI/O4 Specifications.



Figure 17.37 SI/O3 and SI/O4 Block Diagram

SI/Oi Control Regis	ter (i = 3	4) (1)			
	Symbol S3C S4C		0272h 01000	After Reset 01000000b 01000000b	
	Bit symbol	Bit Name	Function	RW	
	SMi0	Internal synchronous	b1 b0 0 0 : Selecting f1SIO or f2SIO ⁽⁵⁾ 0 1 : Selecting f8SIO	RW	
L	SMi1	clock select bit ⁽⁶⁾	1 0 : Selecting f32SIO 1 1 : Do not set		
	SMi2	SOUTi output disable bit	0 : SOUTi output enabled 1 : SOUTi output disabled (high-Impedance)	RW	
	SMi3	SI/Oi port select bit	0 : Input / output port serial interface disabled 1 : SOUTi output, CLKi function serial interface enabled	RW	
	SMi4	CLK polarity select bit	 0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge 1 : Transmit data is output at rising edge of transfer clock and receive data is input at falling edge 	RW	
	SMi5	Transfer direction select bit	0 : LSB first 1 : MSB first	RW	
	SMi6	Synchronous clock select bit	0 : External clock ⁽²⁾ 1 : Internal clock ⁽³⁾	RW	
L	SMi7	SOUTi initial value set bit	Valid when SMi6 = 0 ⁽⁷⁾ 0 : "L" output 1 : "H" output	RW	

Notes

1. Make sure this register is written to by the next instruction after setting the PRC2 bit in the PRCR register to 1 (write enabled)

2. Set the SMi3 bit to 1 and the corresponding port direction bit to 0 (input mode).

3. Set the SMi3 bit to 1 (SOUTi output, CLKi function).

4. When the SMi2 bit is set to 1, the target pin goes to high-impedance state regardless of which function of the pin is being used.

5. Selected by the PCLK1 bit in the PCLKR register.

When the values of bits SMi1 and SMi0 are changed, set the SiBRG register.
 Set the value when SMi3 bit is set to 0 (I/O port). When the SMi3 bit is set to 1 (SOUTi output) subsequently, the selected level signal by the SMi7 bit is output from the SOUTi pin.

SI/Oi Bit Rate Register (i = 3, 4) $^{(1, 2, 3)}$

b7 b0	Symbol S3BRG S4BRG	Address 0273h 0277h	After Rese Indetermin Indetermin	nate
		Function	Setting Range	RW
L	BRGi divides the cour	nt source by n + 1 where n = set value	00h to FFh	wo

Notes :

1. Write to this register while serial interface is neither transmitting nor receiving.

2. Use MOV instruction to write to this register.

3. Write to this register after setting bits $\tilde{SMi1}$ and SMi0 in the SiC register.

SI/Oi Transmit / Receive Register (i = 3, 4) $^{(1, 2)}$



Figure 17.38 Registers S3C, S4C, S3BRG, S4BRG, S3TRR, and S4TRR



Figure 17.39 S34C2 Register

Item	Specification
Transfer Data Format	Transfer data length: 8 bits
Transfer Clock	 The SMi6 bit in the SiC (i = 3, 4) register = 1 (internal clock): fj / (2(n + 1)) fj = f1SIO, f8SIO, f32SIO n = setting value of the SiBRG register 00h to FFh The SMi6 bit = 0 (external clock): input from the CLKi pin ⁽¹⁾
Transmission / Reception Start Condition	Before transmission / reception starts, satisfy the following requirements Write transmit data to the SiTRR register ^(2, 3)
Interrupt Request Generation Timing	 When the SMi4 bit in the SiC register = 0 The rising edge of the last transfer clock pulse ⁽⁴⁾ When the SMi4 bit = 1 The falling edge of the last transfer clock pulse ⁽⁴⁾
CLKi Pin Function	I/O port, transfer clock input, transfer clock output
SOUTi Pin Function	I/O port, transmit data output, high-impedance
SINi Pin Function	I/O port, receive data input
Select Function	 LSB first or MSB first selection Whether to start sending / receiving data beginning with bit 0 or beginning with bit 7 can be selected CLK polarity selection Whether transmit data is output / input at the rising edge or falling edge of transfer clock can be selected. Function for setting an SOUTi initial value set function When the SMi6 bit in the SiC register = 0 (external clock), the SOUTi pin output level while not transmitting can be selected. SOUTi state selection after transmission Whether to set to high-impedance or retain the last bit level can be selected.

Table 17.20 SI/O3 and SI/O4 Specifications

Notes:

1. To set the SMi6 bit in the SiC register to 0 (external clock), follow the procedure described below.

• If the SMi4 bit in the SiC register = 0, write transmit data to the SiTRR register while input on the CLKi pin is high. The same applies when rewriting the SMi7 bit in the SiC register.

- If the SMi4 bit = 1, write transmit data to the SiTRR register while input on the CLKi pin is low. The same applies when rewriting the SMi7 bit.
- Because shift operation continues as long as the transfer clock is supplied to the SI/Oi circuit, stop the transfer clock after supplying eight pulses. If the SMi6 bit = 1 (internal clock), the transfer clock automatically stops.
- 2. Unlike UART0 to UART2, SI/Oi (i = 3 to 4) is not separated between the transfer register and buffer. Therefore, do not write the next transmit data to the SiTRR register during transmission.
- 3. When the SMi6 bit = 1 (internal clock) and bits SM26 (SOUT3) and SM27 (SOUT4) in the S34C2 register = 0 (high-impedance after transmission), SOUTi retains the last data for a 1/2 transfer clock period after completion of transfer and, thereafter, goes to high-impedance state. However, if transmit data is written to the SiTRR register during this period, SOUTi immediately goes to high-impedance state, with the data hold time thereby reduced.
- 4. When the SMi6 bit = 1 (internal clock), the transfer clock stops in the high state if the SMi4 bit = 0, or stops in the low state if the SMi4 bit = 1.

17.2.1 SI/Oi Operation Timing

Figure 17.40 shows the SI/Oi Operation Timing



Figure 17.40 SI/Oi Operation Timing

17.2.2 CLK Polarity Selection

The SMi4 bit in the SiC register allows selection of the polarity of the transfer clock. Figure 17.41 shows the Polarity of Transfer Clock



Figure 17.41 Polarity of Transfer Clock
17.2.3 Functions for Setting an SOUTi Initial Value

If the SMi6 bit in the SiC register = 0 (external clock), the SOUTi pin output can be fixed high or low when not transferring. However, the last bit value of the former data is retained between data and data when transmitting data consecutively. Figure 17.42 shows the timing chart for setting an SOUTi initial value and how to set it.



Figure 17.42 SOUTi Initial Value Setting

17.2.4 Functions for Selecting SOUTi State after Transmission

If bits SM26 and SM27 in the S34C2 register = 1 (last bit level retained), output from the SOUTi pin retains the last bit level after transmission. Figure 17.43 shows the Level of SOUT3 Pin after Transmission.





18. A/D Converter

The microcomputer contains one A/D converter circuit based on 10-bit successive approximation method. The analog inputs share the pins with P10_0 to P10_7, P9_5, P9_6, P0_0 to P0_7, and P2_0 to P2_7. Similarly, ADTRG input shares the pin with P9_7. Therefore, when using these inputs, make sure the corresponding port direction bits are set to 0 (input mode).

When not using the A/D converter, set the ADSTBY bit to 0 (A/D operation stop: standby), so that no current will flow for the A/D converter, helping to reduce the power consumption of the chip.

The A/D conversion result is stored in the ADi register for pins ANi, AN0_i, and AN2_i (i = 0 to 7).

Table 18.1 shows the A/D Converter Specifications. Figure 18.1 shows the A/D Converter Block Diagram, and Figures 18.2 and 18.3 show the A/D converter-related registers.

Item	Performance
A/D Conversion Method	Successive approximation
Analog Input Voltage	0V to AVCC (VCC1)
Operating clock ϕ AD (1)	fAD, divide-by-2 of fAD, divide-by-3 of fAD, divide-by-4 of fAD, divide-by-6 of fAD, divide-by-12 of fAD
Resolution	10-bit
Integral Nonlinearity Error	When AVCC = VREF = 5V AN0 to AN7 input, AN0_0 to AN0_7 input or AN2_0 to AN2_7 input: ±3LSB ANEX0 or ANEX1 input: ±3LSB When AVCC = VREF = 3.0V AN0 to AN7 input, AN0_0 to AN0_7 input or AN2_0 to AN2_7 input: ±3LSB ANEX0 or ANEX1 input: ±3LSB
Operating Modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, repeat sweep mode 1
Analog Input Pins	8 pins (AN0 to AN7) + 2 pins (ANEX0 and ANEX1) + 8 pins (AN0_0 to AN0_7) + 8 pins (AN2_0 to AN2_7)
A/D Conversion Start Condition	 Software trigger The ADST bit in the ADCON0 register is set to 1 (A/D conversion start) External trigger (retriggerable) Input on the ADTRG pin changes state from high to low after the ADST bit is set to 1 (A/D conversion start)
Conversion Speed per Pin	43 φAD cycles minimum

Table 18.1 A/D Converter Specifications

Notes:

1. Set ϕ AD frequency as follows:

When VCC1 = 4.0 to 5.5 V, 2 MHz $\leq \phi AD \leq 25$ MHz When VCC1 = 3.2 to 4.0 V, 2 MHz $\leq \phi AD \leq 16$ MHz When VCC1 = 3.0 to 3.2 V, 2 MHz $\leq \phi AD \leq 10$ MHz



Figure 18.1 A/D Converter Block Diagram

b6 b5 b4 b3 b2 b1 b0	Symb ADC0		dress After Reset 3D6h 00000XXXb	
	Bit Symbol	Bit Name	Function	RW
-	CH0	Analog input pin select bit	Function varies with each operation mode	RW
· · · · · · · · · · · · · · · · · · ·	CH1			RW
	CH2			RW
	MD0	A/D operation mode select bit 0	b4 b3 0 0 : One-shot mode 0 1 : Repeat mode	RW
	MD1		1 0 : Single sweep mode 1 1 : Repeat sweep mode 0 or repeat sweep mode 1	RW
	TRG	Trigger select bit	0 : <u>Softwar</u> e trigger 1 : ADTRG trigger	RW
	ADST	A/D conversion start flag	0 : A/D conversion stop 1 : A/D conversion start	RW
	CKS0	Frequency select bit 0	Refer to Note 2 of the ADCON2 Register	RW

Note :

1. If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.

A/D Control Register 1 (1)

b7 b6 b5 b4 b3 b2 b1 b0	Sym ADC		dress After Reset 3D7h 0000X000b	
	Bit Symbol	Bit Name	Function	RW
	SCAN0	A/D sweep pin select bit	Function varies with each operation mode	RW
	SCAN1	And sweep pin select bit	Tunction values with each operation mode	RW
	MD2	A/D operation mode select bit 1	0 : Any mode other than repeat sweep mode 1 1 : Repeat sweep mode 1	RW
	(b3)	No register bit. If necessary	, set to 0. Read as undefined value	—
	CKS1	Frequency select bit 1	Refer to Note 2 of the ADCON2 Register	RW
	ADSTBY	A/D standby bit ⁽²⁾	0 : A/D operation stopped (standby) 1 : A/D operation enabled	RW
	ADEX0	Extended pin select bit	Function varies with each operation mode	RW
	ADEX1			RW

Notes:

If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.
 If the ADSTBY bit is changed from 0 (A/D operation stopped) to 1 (A/D operation enabled), wait for 1 φAD cycle or more before starting A/D conversion.





18.1 Mode Description

18.1.1 One-Shot Mode

In one-shot mode, analog voltage applied to a selected pin is converted to a digital code once. Table 18.2 shows the One-Shot Mode Specifications. Figure 18.4 shows the Registers ADCON0 and ADCON1 (One-shot Mode).

Table 18.2	One-Shot Mode	Specifications
------------	---------------	----------------

Item	Specification
Function	Bits CH2 to CH0 in the ADCON0 register and bits ADGSEL1 and ADGSEL0 in the ADCON2 register, or bits ADEX1 and ADEX0 in the ADCON1 register select a pin. Analog voltage applied to the pin is converted to a digital code once.
A/D Conversion Start Condi- tion	 When the TRG bit in the ADCON0 register is 0 (software trigger) the ADST bit in the ADCON0 register is set to 1 (A/D conversion starts) When the TRG bit is 1 (ADTRG trigger) input on the ADTRG pin changes state from high to low after the ADST bit is set to 1 (A/D conversion start)
A/D Conversion Stop Condi- tion	 Completion of A/D conversion (The ADST bit is cleared to 0 (A/D conversion stop)) Set the ADST bit to 0
Interrupt Request Generation Timing	Completion of A/D conversion
Analog Input Pin	Select one pin from AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7, ANEX0, and ANEX1
Reading of Result of A/D Converter	Read one of the registers AD0 to AD7 that corresponds to the selected pin

A/D Control Re	gister 0 ((1)		
b7 b6 b5 b4 b3 b2 b1 b0	Symb ADCC			After Reset 00000XXXb
	Bit Symbol	Bit Name	Function	RW
	CH0		b2 b1 b0 0 0 0 : Select AN0 0 0 1 : Select AN1	RW
	CH1	Analog input pin select bit ⁽²⁾	0 1 0 : Select AN2 0 1 1 : Select AN3 1 0 0 : Select AN4	RW
	CH2		1 0 1 : Select AN5 1 1 0 : Select AN6 1 1 1 : Select AN7	RW
	MD0	A/D operation mode select	b4 b3 0 0 : One-shot mode	RW
	MD1	bit 0		RW
	TRG	Trigger select bit	0 : <u>Softwar</u> e trigger 1 : ADTRG trigger	RW
	ADST	A/D conversion start flag	0 : A/D conversion stop 1 : A/D conversion start	RW
i	CKS0	Frequency select bit 0	Refer to Note 2 of the ADC Register	RW

Notes :

If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.
 AN0_0 to AN0_7 and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7. Use bits ADGSEL1 and ADGSEL0 in the ADCON2 register to select the desired pin.

A/D Control Register 1 (1)

b7 b6 b5 b4 b3 b2 b1 b0	Syml ADC		dress After Reset 3D7h 0000X000b	
	Bit Symbol	Bit Name	Function	RW
	SCAN0	A/D sween nin select hit	Invalid in one-shot mode	RW
	SCAN1	A/D sweep pin select bit Invalid in one-shot mode		RW
	MD2	A/D operation mode select bit 1	Set to 0 when one-shot mode is selected	RW
	(b3)	No register bit. If necessary	, set to 0. Read as undefined value	_
	CKS1	Frequency select bit 1	Refer to NOTE 2 of the ADCON2 Register	RW
	ADSTBY	A/D standby bit ⁽²⁾	Set to 1 (A/D operation enabled)	RW
	ADEX0	Extended pin select bit	b7 b6 0 0 : ANEX0 and ANEX1 are not used 0 1 : ANEX0 input is A/D converted	RW
L	ADEX1		1 0: ANEX1 input is A/D converted 1 1: Do not set	RW

Notes :

1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.

Figure 18.4 Registers ADCON0 and ADCON1 (One-shot Mode)

18.1.2 Repeat Mode

In repeat mode, analog voltage applied to a selected pin is repeatedly converted to a digital code. Table 18.3 shows the Repeat Mode Specifications. Figure 18.5 shows the Registers ADCON0 and ADCON1 (Repeat Mode).

Table 10.5 Repeat Noue Specifications	Table 18.3	Repeat Mode	Specifications
---------------------------------------	------------	--------------------	-----------------------

Item	Specification
Function	Bits CH2 to CH0 in the ADCON0 register and bits ADGSEL1 and ADGSEL0 in the ADCON2 register, or bits ADEX1 and ADEX0 in the ADCON1 register select a pin. Analog voltage applied to this pin is repeatedly converted to a digital code.
A/D Conversion Start Condition	 When the TRG bit in the ADCON0 register is 0 (software trigger) the ADST bit in the ADCON0 register is set to 1 (A/D conversion start) When the TRG bit is 1 (ADTRG trigger) input on the ADTRG pin changes state from high to low after the ADST bit is set to 1 (A/D conversion start)
A/D Conversion Stop Condition	Set the ADST bit to 0 (A/D conversion stop)
Interrupt Request Generation timing	No interrupt requests generated
Analog Input Pin	Select one pin from AN0 to AN7, AN0_0 to AN0_7, AN2_0 to AN2_7, ANEX0, and ANEX1
Reading of Result of A/D Converter	Read one of the registers AD0 to AD7 that corresponds to the selected pin

A/D Control Re	gister 0	(1)			
b7 b6 b5 b4 b3 b2 b1 b0	Symb ADC			After Reset 00000XXXb	
	Bit Symbol	Bit Name	Function		RW
	CH0		b2 b1 b0 0 0 0 : Select AN0 0 0 1 : Select AN1		RW
	CH1	Analog input pin select bit ⁽²⁾	0 1 0 : Select AN2 0 1 1 : Select AN3 1 0 0 : Select AN4		RW
	CH2		1 0 1 : Select AN5 1 1 0 : Select AN6 1 1 1 : Select AN7		RW
	MD0	A/D operation mode select	b4 b3 0 1 : Repeat mode		RW
	MD1	bit 0			RW
	TRG	Trigger select bit	0 : <u>Software</u> trigger 1 : ADTRG trigger		RW
	ADST	A/D conversion start flag	0 : A/D conversion stop 1 : A/D conversion start		RW
<u> </u>	CKS0	Frequency select bit 0	Refer to Note 2 of the ADC	CON2 Register	RW

Notes :

1. If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate. 2. AN0_0 to AN0_7, and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7. Use bits

ADGSEL1 and ADGSEL0 in the ADCON2 register to select the desired pin.

A/D Control Register 1 (1)

b7 b6 b5 b4 b3 b2 b1 b0	Sym ADC0		dress After Reset BD7h 0000X000b	
	Bit Symbol	Bit Name	Function	RW
	SCAN0	A/D sweep pin select bit	Invalid in repeat mode	RW
	SCAN1	AND Sweep pin Select bit	invalid in repeat mode	RW
	MD2	A/D operation mode select bit 1	Set to 0 when repeat mode is selected	RW
	(b3)	No register bit. If necessary	, set to 0. Read as undefined value	_
	CKS1	Frequency select bit 1	Refer to Note 2 of the ADCON2 Register	RW
	ADSTBY	A/D standby bit ⁽²⁾	Set to 1 (A/D operation enabled)	RW
	ADEX0	Extended pin select bit	b7 b6 0 0 : ANEX0 and ANEX1 are not used 0 1 : ANEX0 input is A/D converted	RW
L	ADEX1		1 0 : ANEX1 input is A/D converted 1 1 : Do not set	RW

Notes :

 If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.
 When the ADSTBY bit is reset from 0 (A/D operation stopped) to 1 (A/D operation enabled), wait for 1 φAD cycle or more before starting A/D conversion.

Figure 18.5 Registers ADCON0 and ADCON1 (Repeat Mode)

18.1.3 Single Sweep Mode

In single sweep mode, analog voltage that is applied to selected pins is converted one-by-one to a digital code. Table 18.4 shows the Single Sweep Mode Specifications. Figure 18.6 shows Registers ADCON0 and ADCON1 (Single Sweep Mode).

Table 18.4 Single Sweep wode Specification	Table 18.4	Single Sweep Mode Specifications
--	------------	----------------------------------

Item	Specification
Function	Bits SCAN1 and SCAN0 in the ADCON1 register and bits ADGSEL1 and ADGSEL0 in the ADCON2 register select pins. Analog voltage applied to the pins is converted one-by-one to a digital code.
A/D Conversion Start Condition	 When the TRG bit in the ADCON0 register is 0 (software trigger) the ADST bit in the ADCON0 register is set to 1 (A/D conversion start) When the TRG bit is 1 (ADTRG trigger) input on the ADTRG pin changes state from high to low after the ADST bit is set to 1 (A/D conversion start)
A/D Conversion Stop Condition	 Completion of A/D conversion (The ADST bit is cleared to 0 (A/D conversion stop)) Set the ADST bit to 0
Interrupt Request Generation timing	Completion of A/D conversion
Analog Input Pin	Select from AN0 and AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), and AN0 to AN7 (8 pin) ⁽¹⁾
Reading of Result of A/D Converter	Read one of the registers AD0 to AD7 that corresponds to the selected pin

Note:

1. AN0_0 to AN0_7 and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7.

7 b6 b5 b4 b3 b2 b1 b0 1 0	Sym ADC		ldress After Reset 3D6h 0000 0XXXb	
	Bit Symbol	Bit Name	Function	RW
	CH0			RW
	CH1	Analog input pin select bit	Invalid in single sweep mode	RW
	CH2			RW
	MD0	A/D operation mode select	b4 b3	RW
	MD1	bit 0	1 0 : Single sweep mode	RW
	TRG	Trigger select bit	0 : <u>Softwar</u> e trigger 1 : ADTRG trigger	RW
 	ADST	A/D conversion start flag	0 : A/D conversion stop 1 : A/D conversion start	RW
	CKS0	Frequency select bit 0	Refer to Note 2 of the ADCON2 Register	RW

Note :

1. If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.

A/D Control Register 1 (1)

b7 b6 b5 b4 b3 b2 b1 b0	Syml ADC0		dress After Reset D7h 0000 X000b	
	Bit Symbol	Bit Name	Function	RW
	SCAN0	A/D sweep pin select bit ⁽²⁾	When single sweep mode is selected b1 b0 0 0: AN0 to AN1 (2 pins)	RW
	SCAN1		 1: AN0 to AN3 (4 pins) 0: AN0 to AN5 (6 pins) 1: AN0 to AN7 (8 pins) 	RW
	MD2	A/D operation mode select bit 1	Set to 0 in single sweep mode.	RW
	(b3)	No register bit. If necessary	, set to 0. Read as undefined value	_
	CKS1	Frequency select bit 1	Refer to Note 2 of the ADCON2 Register	RW
	ADSTBY	A/D standby bit ⁽³⁾	Set to 1 (A/D operation enabled)	RW
l	ADEX0	Extended pin select bit	b7 b6 0 0: ANEX0 and ANEX1 are not used 0 1: Do not set	RW
<u> </u>	ADEX1		1 0: Do not set 1 1: Do not set	RW

Notes :

1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate. 2. AN0_0 to AN0_7 and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7. Use bits

ADGSEL1 and ADGSEL0 in the ADCON2 register to select the desired pin.

 If the ADSTBY bit is changed from 0 (A/D operation stopped) to 1 (A/D operation enabled), wait for 1 φAD cycle or more before starting A/D conversion.



18.1.4 Repeat Sweep Mode 0

In repeat sweep mode 0, analog voltage applied to selected pins is repeatedly converted to a digital code.

Table 18.5 shows the Repeat Sweep Mode 0 Specifications. Figure 18.7 shows Registers ADCON0 and ADCON1 (Repeat Sweep Mode 0).

Item	Specification
Function	Bits SCAN1 and SCAN0 in the ADCON1 register and bits ADGSEL1 and ADGSEL0 in the ADCON2 register select pins. Analog voltage applied to the pins is repeatedly converted to a digital code.
A/D Conversion Start Condition	 When the TRG bit in the ADCON0 register is 0 (software trigger) the ADST bit in the ADCON0 register is set to 1 (A/D conversion start) When the TRG bit is 1 (ADTRG trigger) input on the ADTRG pin changes state from high to low after the ADST bit is set to 1 (A/D conversion start)
A/D Conversion Stop Condition	Set the ADST bit to 0 (A/D conversion stop)
Interrupt Request Generation timing	No interrupt requests generated
Analog Input Pin	Select from AN0 and AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), and AN0 to AN7 (8 pin) $^{(1)}$
Reading of Result of A/D Converter	Read one of the registers AD0 to AD7 that corresponds to the selected pin

Table 18.5 Repeat Sweep Mode 0 Specifications

Note:

1. AN0_0 to AN0_7 and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7.

A/D Control Re	gister 0	(1)		
b7 b6 b5 b4 b3 b2 b1 b0	Syml ADC0		ldress After Reset 3D6h 00000XXXb	
	Bit Symbol	Bit Name	Function	RW
	CH0			RW
L	CH1	Analog input pin select bit	Invalid in repeat sweep mode 0	RW
· · · · · · · · · · · · · · · · · · ·	CH2			RW
· · · · · · · · · · · · · · · · · · ·	MD0	A/D operation mode select	b4 b3 1 1 : Repeat sweep mode 0 or	RW
	MD1	bit 0	repeat sweep mode 1	RW
	TRG	Trigger select bit	0 : <u>Softwa</u> re trigger 1 : ADTRG trigger	RW
	ADST	A/D conversion start flag	0 : A/D conversion stop 1 : A/D conversion start	RW
<u> </u>	CKS0	Frequency select bit 0	Refer to Note 2 of the ADCON2 Register	RW

Note :

1. If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.

A/D Control Register 1 (1)

	Sym ADC		dress After Reset 3D7h 0000X000b	
	Bit Symbol	Bit Name	Function	RW
	SCAN0	A/D sweep pin select bit ⁽²⁾	When repeat sweep mode 0 is selected b1 b0 0 0 : AN0 to AN1 (2 pins)	RW
	SCAN1		0 1 : AN0 to AN3 (4 pins) 1 0 : AN0 to AN5 (6 pins) 1 1 : AN0 to AN7 (8 pins)	RW
· · · · · · · · · · · · · · · · · · ·	MD2	A/D operation mode select bit 1	Set to 0 when repeat sweep mode 0 is selected	RW
	(b3)	No register bit. If necessary	, set to 0. Read as undefined value	_
	CKS1	Frequency select bit 1	Refer to Note 2 of the ADCON2 Register	RW
	ADSTBY	A/D standby bit ⁽³⁾	Set to 1 (A/D operation enabled)	RW
	ADEX0	Extension pin select bit	b7 b6 0 0 : ANEX0 and ANEX1 are not used 0 1 : Do not set	RW
<u>.</u>	ADEX1		1 0 : Do not set 1 1 : Do not set	RW

Notes :

1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.

2. AN0_0 to AN0_7 and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7. Use bits

ADGSEL1 and ADGSEL0 in the ADCON2 register to select the desired pin.

3. If the ADSTBY bit is changed from 0 (A/D operation stopped) to 1 (A/D operation enabled), wait for 1 ϕ AD cycle or more before starting A/D conversion.



18.1.5 **Repeat Sweep Mode 1**

In repeat sweep mode 1, analog voltage selectively applied to all pins is repeatedly converted to a digital code. Table 18.6 shows the Repeat Sweep Mode 1 Specifications. Figure 18.8 shows Registers ADCON0 and ADCON1 (Repeat Sweep Mode 1).

Item	Specification
Function	 The input voltages on all pins selected by bits ADGSEL1 and ADGSEL0 in the ADCON2 register are A/D converted repeatedly, with priority given to pins selected by bits SCAN1 and SCAN0 in the ADCON1 register and bits ADGSEL1 and ADGSEL0. Example: If AN0 selected, input voltages are A/D converted in order of AN0→AN1→AN0→AN2→AN0→AN3, and so on.
A/D Conversion Start Condition	 When the TRG bit in the ADCON0 register is 0 (software trigger), the ADST bit in the ADCON0 register is set to 1 (A/D conversion start) When the TRG bit is 1 (ADTRG trigger), input on the ADTRG pin changes state from high to low after the ADST bit is set to 1 (A/D conversion start)
A/D Conversion Stop Condition	Set the ADST bit to 0 (A/D conversion stop)
Interrupt Request Generation timing	No interrupt requests generated
Analog Input Pins to be Given Priority When A/D Converted	Select from AN0 (1 pin), AN0 and AN1 (2 pins), AN0 to AN2 (3 pins), and AN0 to AN3 (4 pins) ⁽¹⁾
Reading of Result of A/D Converter	Read one of the registers AD0 to AD7 that corresponds to the selected pin

Table 18.6 Repeat Sweep Mode 1 Specifications

Notes:

1. AN0_0 to AN0_7 and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7.

b6 b5 b4 b3 b2 b1 b0 1<	Sym ADC0		ldress After Reset 3D6h 00000XXXb	
	Bit Symbol	Bit Name	Function	RW
	CH0			RW
L	CH1	Analog input pin select bit	Invalid in repeat sweep mode 1	RW
· · · · · · · · · · · · · · · · · · ·	CH2			RW
	MD0	A/D operation mode select	b4 b3 1 1 : Repeat sweep mode 0 or	RW
	MD1	bit 0	repeat sweep mode 1	RW
	TRG	Trigger select bit	0 : <u>Softwa</u> re trigger 1 : ADTRG trigger	RW
 	ADST	A/D conversion start flag	0 : A/D conversion stop 1 : A/D conversion start	RW
	CKS0	Frequency select bit 0	Refer to Note 2 of the ADCON2 Register	RW

Note :

1. If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.

A/D Control Register 1 (1)

b7 b6 b5 b4 b3 b2 b1 b0	Sym ADC0		dress After Reset D7h 0000X000b	
	Bit Symbol	Bit Name	Function	RW
	SCAN0	A/D sweep pin select bit ⁽²⁾	When repeat sweep mode 1 is selected b1 b0 0 0 : AN0 (1 pin)	RW
· · · · · · · · · · · · · · · · · · ·	SCAN1		0 1 : AN1 (2 pins) 1 0 : AN2 (3 pins) 1 1 : AN3 (4 pins)	RW
	MD2	A/D operation mode select bit 1	1 : Repeat sweep mode 1	RW
	(b3)	No register bit. If necessary	, set to 0. Read as undefined value	_
	CKS1	Frequency select bit 1	Refer to Note 2 of the ADCON2 Register	RW
l l	ADSTBY	A/D standby bit ⁽³⁾	Set to 1 (A/D operation enabled)	RW
	ADEX0	Extended pin select bit	b7 b6 0 0 : ANEX0 and ANEX1 are not used 0 1 : Do not set	RW
	ADEX1		1 0 : Do not set 1 1 : Do not set	RW

Notes :

1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.

 AN0_0 to AN0_7 and AN2_0 to AN2_7 can be used in the same way as AN0 to AN7. Use bits ADGSEL1 and ADGSEL0 in the ADCON2 register to select the desired pin.

3. If the ADSTBY bit is changed from 0 (A/D operation stopped) to 1 (A/D operation enabled), wait for 1 \$\overline{AD}\$ cycle or more before starting A/D conversion.

Figure 18.8 Registers ADCON0 and ADCON1 (Repeat Sweep Mode 1)

18.2 Conversion Rate

The conversion rate is defined as follows.

Start dummy time depends on which ϕ AD is selected. Table 18.7 shows Start Dummy Time. When the ADST bit in the ADCON0 register is set to 1 (A/D conversion start), A/D conversion starts after start dummy time elapses. 0 (A/D conversion stop) is read if the ADST bit is read before A/D conversion starts. For multiple pins or A/D conversion repeat mode, for each pin, between-execution dummy time is inserted between A/D conversion execution time and the next A/D conversion execution time.

The ADST bit is set to 0 during the end dummy time, and the last A/D conversion result is set to the ADi register in one-shot mode and single sweep mode.

While in one-shot mode:

Start dummy time + A/D conversion execution time + end dummy time

When two pins are selected while in single sweep mode:

Start dummy time + (A/D conversion execution time + between-execution dummy time + A/D conversion execution time) + end dummy time

Start dummy time: See Table 18.7 "Start Dummy Time"

A/D conversion execution time: 40 ϕ AD cycles per pin Between-execution dummy time: 1 ϕ AD cycle End dummy time: 2 to 3 cycles of fAD

Table 18.7 Start Dummy Time

AD Selection	Start Dummy Time
fAD	1 to 2 cycles of fAD
fAD divided by 2	2 to 3 cycles of fAD
fAD divided by 3	3 to 4 cycles of fAD
fAD divided by 4	3 to 4 cycles of fAD
fAD divided by 6	4 to 5 cycles of fAD
fAD divided by 12	7 to 8 cycles of fAD

18.3 Extended Analog Input Pins

In one-shot and repeat modes, pins ANEX0 and ANEX1 can be used as analog input pins. Use bits ADEX1 and ADEX0 in the ADCON1 register to select whether or not to use ANEX0 and ANEX1. The A/D conversion results of ANEX0 and ANEX1 inputs are stored in registers AD0 and AD1, respectively.

18.4 Current Consumption Reducing Function

When not using the A/D converter, power consumption can be reduced by setting the ADSTBY bit in the ADCON1 register to 0 (A/D operation stopped: standby) to shut off any analog circuit current flow. To use the A/D converter, set the ADSTBY bit to 1 (A/D operation enabled) after operating longer than one cycle of a timer count source, and then set the ADST bit in the ADCON0 register to 1 (A/D conversion start). Do not set bits ADST and ADSTBY to 1 at the same time.

Also, do not set the ADSTBY bit to 0 (A/D operation stopped: standby) during A/D conversion.

18.5 External Sensor

To perform A/D conversion accurately, charging the internal capacitor C shown in Figure 18.9 must be completed within a specified period of time.

- T: Specified period of time (sampling time)
- R0: Output impedance of sensor equivalent circuit
- R: Internal resistance of the MCU
- X: Precision (error) of the A/D converter
- Y: Resolution of the A/D converter be Y (Y is 1024)

Generally,
$$VC = VIN\left\{1 - e^{-\frac{1}{C(R0+R)}t}\right\}$$

When t = T, $VC = VIN - \frac{X}{Y}VIN = VIN\left(1 - \frac{X}{Y}\right)$
 $e^{-\frac{1}{C(R0+R)}T} = \frac{X}{Y}$
 $-\frac{1}{C(R0+R)}T = \ln\frac{X}{Y}$
Therefore, $R0 = -\frac{T}{C \bullet \ln\frac{X}{Y}} - R$

Figure 18.9 shows Analog Input Pin and External Sensor Equivalent Circuit. Impedance R0 by which voltage VC between pins of the capacitor C changes from 0 to VIN - (0.1/1024)VIN in time T when the difference between VIN and VC is 0.1LSB is obtained. (0.1/1024) means that A/D precision drop due to insufficient capacitor charge is kept to 0.1LSB in A/D conversion. Actual error however is the value of absolute accuracy added to 0.1LSB.

When ϕ AD is 20 MHz, T is 0.75 μ s. Output impedance R0 for charging capacitor C sufficiently within the time T is obtained as follows.

T = 0.75 μ s, R = 10 k Ω , C = 6.0 pF, X = 0.1, and Y = 1024. Therefore,

$$R0 = -\frac{0.75 \times 10^{-6}}{6.0 \times 10^{-12} \bullet \ln \frac{0.1}{1024}} - 10 \times 10^3 \approx 3.5 \times 10^3$$

Thus, the output impedance R0 of the sensor equivalent circuit, making the A/D converter precision (error) 0.1LSB or less, is up to 3.5 k Ω .



Figure 18.9 Analog Input Pin and External Sensor Equivalent Circuit

19. D/A Converter

19.1 Summary

The D/A converter consists of two independent 8-bit R-2R type D/A converters.

D/A conversion is performed by writing to the DAi register (i = 0 to 1). To output the result of conversion, set the DAiE bit in the DACON register to 1 (output enabled). Before using D/A conversion, clear the corresponding port direction bit to 0 (input mode). When the DAiE bit is set to 1 (input enabled), pull-up of a corresponding port is disabled.

Output analog voltage (V) is determined by a set value (n: decimal) in the DAi register.

V = VREF × $\frac{n}{256}$ (n = 0 to 255)

VREF: reference voltage

Table 19.1 lists the D/A Converter Performance. Figure 19.1 shows the D/A Converter Block Diagram. Figure 19.2 shows Registers DACON, DA0, and DA1. Figure 19.3 shows the D/A Converter Equivalent Circuit.

Table 19.1 **D/A Converter Performance**

Item	Performance
D/A Conversion Method	R-2R
Resolution	8 bits
Analog Output Pin	2 channels (DA0 and DA1)



Figure 19.1 **D/A Converter Block Diagram**



Figure 19.2 Registers DACON, DA0, and DA1



Figure 19.3 D/A Converter Equivalent Circuit

20. CRC Operation

The Cyclic Redundancy Check (CRC) operation detects an error in data blocks. The microcomputer uses a generator polynomial of CRC_CCITT ($X^{16} + X^{12} + X^5 + 1$) to generate CRC code.

The CRC code consists of 16 bits which are generated for each data block in given length, separated in 8 bit units. After the initial value is set in the CRCD register, the CRC code is set in that register each time one byte of data is written to the CRCIN register. CRC code generation for one-byte data is finished in two cycles.

Figure 20.1 shows the CRC Circuit Block Diagram. Figure 20.2 shows Registers CRCD and CRCIN. Figure 20.3 shows an example using the CRC Operation.







Figure 20.2 Registers CRCD and CRCIN

CRC operation performed by the	ne M16C
CRC code Generator polynom	: remainder of a division in which the value written to the CRCIN register with its bit positions reversed is divided by the generator polynomial ial: X ¹⁶ + X ¹² + X ⁵ + 1 (1 0001 0000 0010 0001b)
Setting procedure	
(1) Reverse the bit position	s of the value "80C4h" by program in 1-byte units.
80h → 01h, C4	h → 23h
(2) Write 0000h (initial value	e)> CRCD register
(3) Write 01h	 b7 b0 CRCIN register Two cycles later, the CRC code for 80h, i.e., 9188h, has its bit positions reversed to become 1189h which is stored in the CRCI register. b15 b0 CRCD register
(4) Write 23h	 b7 b0 CRCIN register Two cycles later, the CRC code for 80C4h, i.e., 8250h, has its bi positions reversed to become 0A41h which is stored in the CRCI register. b15 b0 CRCD register
Add 1000 0000 000	ove, bit position of 01h (00000001b) written to the CRCIN register is reversed and becomes 10000000b. 0 0000 0000 0000b, as 10000000b plus 16 digits, to 0000 0000 0000 0000 0000 0000b,
	$\begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} 1000 \ 1000 \\ \end{array} \end{array} \\ \begin{array}{c} \begin{array}{c} 00000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000 \ \end{array} \end{array} \\ \begin{array}{c} \begin{array}{c} \begin{array}{c} 1000 \ 1000 \\ \end{array} \end{array} \\ \begin{array}{c} \begin{array}{c} 00010 \ 0001 \ \hline 1000 \ 0000 \ 0000 \ 0000 \ 0000 \ \end{array} \end{array} \\ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} 00010 \ 0001 \ \end{array} \\ \begin{array}{c} \begin{array}{c} 00010 \ 0001 \ 0000 \ 0000 \ 0000 \ 0000 \ \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} 00010 \ 0001 \ 0000 \ 0000 \ 0000 \ \end{array} \\ \begin{array}{c} \begin{array}{c} 00000 \ \end{array} \\ \begin{array}{c} 00000 \ 0000 \ 0000 \ \end{array} \\ \begin{array}{c} 00010 \ 0000 \ 0000 \ 0000 \ \end{array} \\ \begin{array}{c} 0000 \ 0000 \ \end{array} \\ \begin{array}{c} 00010 \ 0000 \ 0000 \ 0000 \ \end{array} \\ \begin{array}{c} 0000 \ 0000 \ \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} 0000 \ 0000 \ 0000 \ \end{array} \\ \begin{array}{c} 0000 \ 0000 \ 0000 \ \end{array} \\ \begin{array}{c} 0000 \ 0000 \ \end{array} \\ \begin{array}{c} 0000 \ 0000 \ \end{array} \\ \begin{array}{c} 0000 \ 0001 \ 0000 \ \end{array} \\ \begin{array}{c} 0000 \ 0000 \ \end{array} \\ \begin{array}{c} 0000 \ 0000 \ 0 \ 0000 \ \end{array} \\ \begin{array}{c} 0000 \ 000 \ 0 \ 000 \ \end{array} \\ \begin{array}{c} 000 \ 000 \ 0 \ 000 \ 0 \ 0 \ 0 \ 0 \ $
	01b (1189h), the remainder 1001 0001 1000 1000b (9188h) with inversed bit position, can
Add 1100 0100 000	RCD register. 4) above, 23h (00100011b) written in the CRCIN register is reversed and becomes 11000100b. 0 0000 0000 0000b, as 11000100b plus 16 digits, to 1001 0001 1000 1000 0000 0000b, as 1001 0001 1000 1000b mainder of (3) left in the CRCD register to perform the modulo-2 division.

Figure 20.3 CRC Operation

21. Programmable I/O Ports

88 programmable input / output ports (I/O ports) are available. The direction registers determine individual port status, input or output. The pull-up control registers determine whether the pots, divided into groups of four ports, are pulled up or not. P8_5 is an input port and no pull-up is allowed. Port P8_5 shares the pin with $\overline{\text{NMI}}$, so that the $\overline{\text{NMI}}$ input level can be read from the P8_5 bit in the P8 register.

Figures 21.1 to 21.5 show the I/O ports. Figure 21.6 shows the I/O Pins.

Each pin functions as an I/O port, a peripheral function input / output, or a bus control pin.

To set peripheral functions, refer to the description for individual functions. If any pin is used as a peripheral function input or D/A converter output pin, set the direction bit of the corresponding pin to 0 (input mode). Any pin used as an output pin for peripheral functions other than the D/A converter is directed for output no matter how the corresponding direction bit is set.

To use as bus control pins, refer to 8.2 "Bus Control".

P0 to P5 are capable of VCC2-level input / output; P6 to P10 are capable of VCC1- level input / output.

21.1 Port Pi Direction Register (PDi Register, i = 0 to 10)

Figure 21.7 shows the Pi Direction Registers.

This register selects whether the I/O port is to be used for input or output. Each bit in the PDi register corresponds to one port.

During memory extension or microprocessor mode, the PDi registers for the pins functioning as bus control pins (A0 to A19, D0 to D15, $\overline{CS0}$ to $\overline{CS3}$, \overline{RD} , \overline{WRL} / \overline{WR} , \overline{WRH} / \overline{BHE} , ALE, \overline{RDY} , \overline{HOLD} , \overline{HLDA} , and BCLK) cannot be modified.

21.2 Port Pi Register (Pi Register, i = 0 to 10)

Figure 21.8 shows the Pi Registers.

Data input / output to and from external devices are accomplished by reading and writing to the Pi register.

Each bit of the Pi register consists of a port latch to hold the output data and a circuit to read the pin status.

For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. Each bit in the Pi register correspond to each port.

During memory extension or microprocessor mode, the Pi registers for the pins functioning as bus control pins (A0 to A19, D0 to D15, $\overline{CS0}$ to $\overline{CS3}$, \overline{RD} , \overline{WRL} / \overline{WR} , \overline{WRH} / \overline{BHE} , ALE, \overline{RDY} , \overline{HOLD} , \overline{HLDA} , and BCLK) cannot be modified.

21.3 Pull-up Control Register 0 to Pull-up Control Register 2 (Registers PUR0 to PUR2)

Figures 21.9 and 21.10 show the Registers PUR0 to PUR2.

Bits in registers PUR0 to PUR2 can be used to select whether or not to pull the corresponding port high in 4 pin units. The port chosen to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.

However, the pull-up control register has no effect on P0 to P3, P4_0 to P4_3, and P5 during memory extension or microprocessor mode. Although the register contents can be modified, no pull-up resistors are connected.

21.4 Port Control Register (PCR Register)

Figure 21.11 shows the PCR Register.

When the P1 register is read after setting the PCR0 bit in the PCR register to 1, the corresponding port latch can be read no matter how the PD1 register is set.





Figure 21.1 I/O Ports (1)





Figure 21.3 I/O Ports (3)











REJ09B0392-0105 Rev.1.05 Mar 17, 2009 **RENESAS** Page 258 of 383

	Symbol PD0 to PD PD4 to PD PD8 PD9, PD10	07 03EAh, 03EBh, 03F2h	03E6h, 03E7h	After Reset 00h 00h 00h 00h
	Bit Symbol	Bit Name	Function	RW
	PDi_0	Port Pi_0 direction bit	0 : Input mode	RW
	PDi_1	Port Pi_1 direction bit	(Functions as an input port) 1 : Output mode	RW
	· PDi_2	Port Pi_2 direction bit	(Functions as an output port)	RW
	PDi_3	Port Pi_3 direction bit		RW
	PDi_4	Port Pi_4 direction bit		RW
	PDi_5	Port Pi_5 direction bit		RW
	PDi_6	Port Pi_6 direction bit		RW
	PDi_7	Port Pi_7 direction bit		RW

Figure 21.7 Registers PD0 to PD10



Figure 21.8 **Registers P0 to P10**



b7 b6 b5 b4 b3 b2 b1 b0	Symbol PUR1	Address 0361h		After Reset ⁽⁵⁾ 00000000b 00000010b
	Bit Symbol	Bit Name	Function	RW
	PU10	P4_0 to P4_3 pull-up ⁽²⁾	0 : Not pulled high	RW
	PU11	P4_4 to P4_7 pull-up ⁽⁴⁾	1 : Pulled high ⁽³⁾	RW
	PU12	P5_0 to P5_3 pull-up ⁽²⁾		RW
	PU13	P5_4 to P5_7 pull-up (2)		RW
	PU14	P6_0 to P6_3 pull-up		RW
	PU15	P6_4 to P6_7 pull-up		RW
	PU16	P7_2 to P7_3 pull-up ⁽¹⁾		RW
L[PU17	P7_4 to P7_7 pull-up		RW

Notes :

- 1. Pins P7_0 and P7_1 do not have pull-ups.
- 2. During memory extension and microprocessor modes, the pins are not pulled high although the contents of these bits can be modified.
- 3. To enable the pull-up registers, the corresponding bit in the register should be set to 1 (pulled high) and the respective bits in the direction register should be set to 0 (input mode).
- 4. If bits PM01 to PM00 in the PM0 register are set to 01b (memory expansion mode) or 11b (microprocessor mode) in a program during single-chip mode, the PU11 bit becomes 1.
- 5. The values after hardware reset 1 or brown-out reset is as follows:
 - 00000000b when input on CNVSS pin is "L"
 - 00000010b when input on CNVSS pin is "H"
 - The values after software reset, watchdog timer reset, and oscillation stop detection reset are as follows:
 - 00000000b when bits PM01 to PM00 are 00b (single-chip mode)
 - 00000010b when bits PM01 to PM00 are 01b (memory expansion mode) or 11b (microprocessor mode)

Figure 21.9 Registers PUR0 and PUR1



2. The P8_5 pin does not have pull-up.

Figure 21.10 PUR2 Register

b7 b6 b5 b4 b3 b2 b1 b0	Symbol PCR	A		After Reset
	Bit Symbol	Bit Name	Function	RW
	PCR0	Port P1 control bit	Operation performed when the P1 register i read 0 : When the port is set for input, the input levels of pins P1_0 to P1_7 are read. When set for output, the port latch is rea 1 : The port latch is read regardless of whether the port is set for input or output	d. RW
	 (b2-b1)	No register bits. If necess	ary, set to 0. Read as 0	_
	 (b4-b3)	Reserved	Should be written with 0	RW
	PCR5	INT6 input enable bit ⁽¹⁾	0 : Enabled 1 : Disabled	RW
	PCR6	INT7 input enable bit ⁽²⁾	0 : Enabled 1 : Disabled	RW
	PCR7	Key input enable bit ⁽³⁾	0 : Enabled 1 : Disabled	RW

Notes :

1. To use the AN2_4 pin as an analog input pin, set the PCR5 bit to 1 (INT6 input disabled).

2. To use the AN2_5 pin as an analog input pin, set the PCR6 bit to 1 (INT7 input disabled).

3. To use pins AN4 to AN7 as analog input pins, set the PCR7 bit to 1 (key input disabled).

Figure 21.11 PCR Register

Pin Name	Connection ⁽²⁾
Ports P0 to P5	One of the followings:
	Set for input mode and connect a pin to VSS via resistor (pull-down)
	Set for input mode and connect a pin to VCC2 via resistor (pull-up)
	Set for output mode and leave the pins open ⁽¹⁾
Ports P6 to P10	One of the followings:
	Set for input mode and connect a pin to VSS via resistor (pull-down)
	Set for input mode and connect a pin to VCC1 via resistor (pull-up)
	Set for output mode and leave the pins open ^(1, 3)
XOUT ⁽⁴⁾	Open
XIN	Connect to VCC1 (pull-up) via resistor
AVCC, VREF	Connect to VCC1
AVSS, BYTE	Connect to VSS

Table 21.1 Unassigned Pin Handling in Single-chip Mode

Notes:

- 1. When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode.
- 2. Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced loss of control, it is recommended that the contents of the direction registers be regularly reset in software to improve reliability of the program.
- 3. Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).
- 4. When the ports P7_0, P7_1, and P8_5 are set for output mode, make sure a low-level signal is output from the pins.
- 5. The ports P7_0, P7_1, and P8_5 are N-channel open-drain outputs.
- 6. This applies when external clock is input to the XIN pin or when VCC1 is connected to via a resistor.

Pin Name	Connection ^{2.}
Ports P0 to P5	One of the followings:
	Set for input mode and connect a pin to VSS via resistor (pull-down)
	Set for input mode and connect a pin to VCC2 via resistor (pull-up)
	Set for output mode and leave the pins open $(1, 3)$
Ports P6 to P10	One of the followings:
	Set for input mode and connect a pin to VSS via resistor (pull-down)
	Set for input mode and connect a pin to VCC1 via resistor (pull-up)
	Set for output mode and leave the pins open $(1, 4)$
BHE, ALE, HLDA,	Open
XOUT ⁽⁵⁾ , BCLK ⁽⁶⁾	
HOLD , RDY	Connect to VCC2 (pull-up) via resistor
XIN	Connect to VCC1 (pull-up) via resistor
AVCC, VREF	Connect to VCC1
AVSS	Connect to VSS

Table 21.2 Unassigned Pin Handling in Memory Expansion Mode and Microprocessor Mode

Notes:

- 1. When setting the port for output mode and leave it open, be aware that the port remains in input mode until it is switched to output mode in a program after reset. For this reason, the voltage level on the pin becomes indeterminate, causing the power supply current to increase while the port remains in input mode.
- 2. Furthermore, by considering a possibility that the contents of the direction registers could be changed by noise or noise-induced loss of control, it is recommended that the contents of the direction registers be regularly reset in software to improve reliability of the program.
- 3. Make sure the unused pins are processed with the shortest possible wiring from the microcomputer pins (within 2 cm).
- 4. If the CNVSS pin has the VSS level applied to it, these pins are set for input ports until the processor mode is switched over in a program after reset. For this reason, the voltage levels on these pins become indeterminate, causing the power supply current to increase while they remain set for input ports.
- 5. When the ports P7_0, P7_1, and P8_5 are set for output mode, make sure a low-level signal is output from the pins.
- 6. The ports P7_0, P7_1, and P8_5 are N-channel open-drain outputs.
- 7. This applies when external clock is input to the XIN pin or when VCC1 is connected to via a resistor.
- 8. If the PM07 bit in the PM0 register is set to 1 (BCLK not output), connect this pin to VCC2 via a resistor (pulled high).



Figure 21.12 Unassigned Pin Handling
22. Flash Memory Version

The flash memory can perform in three rewrite modes: CPU rewrite mode, standard serial I/O mode, and parallel I/O mode. Table 22.1 lists specifications of the flash memory version. See Tables 1.1 and 1.2 Specifications Overview for the items not listed in Table 22.1.

Item		Specification	
Flash Memory Rewrite Mode		3 modes (CPU rewrite, standard serial I/O, parallel I/O)	
Erase Block Program ROM 1		See Figure 22.1 "Flash Memory Block Diagram"	
	Program ROM 2	1 block (16 Kbytes)	
	Data Flash	2 blocks (4 Kbytes each)	
Program Method		In units of 2 words	
Erase Method		Block erase	
Program and Erase	e Control Method	Program and erase controlled by software command	
Protect Method		The lock bit protects each block	
Number of Commands		8 commands	
Program and Erase Endurance		100 times ⁽¹⁾	
Data Retention		10 years	
ROM Code Protect	tion	Parallel I/O and standard serial I/O modes are supported	

Table 22.1 Flash Memory Version Specifications

Note:

1. Definition of program and erase endurance

The program and erase endurance refers to the number of per-block erasures.

For example, assume a case where a 4 Kbyte block is programmed in 1,024 operations, writing two words at a time, and erased thereafter. In this case, the block is reckoned as having been programmed and erased once. If the program and erase endurance is 100 times, each block can be erased up to 100 times.

Table 22.2 Flash Memory Rewrite Modes Overview

Flash Memory Rewrite Mode	CPU rewrite Mode ⁽¹⁾	Standard Serial I/O Mode	Parallel I/O Mode
Function	Program ROM 1, program ROM 2, and data flash are rewritten when the CPU executes software commands. EW0 mode: Rewritable in areas other than flash memory ⁽²⁾ EW1 mode: Rewritable in the flash memory	0 1 0	Program ROM 1, program ROM 2 and data flash are rewritten using a dedicated parallel programmer.
Areas Which Can Be Rewritten	Program ROM 1, program ROM 2, and data flash	Program ROM 1, program ROM 2, and data flash	Program ROM 1, program ROM 2, and data flash
Operating Mode	Single-chip mode Memory expansion mode (EW0 mode)	Boot mode	Parallel I/O mode
ROM Programmer	None	Serial programmer	Parallel programmer

Notes:

- The PM13 bit remains set to 1 while the FMR01 bit in the FMR0 register = 1 (CPU rewrite mode enabled). The PM13 bit is reverted to its original value by clearing the FMR01 bit to 0 (CPU rewrite mode disabled). However, if the PM13 bit is changed during CPU rewrite mode, its changed value is not reflected until after the FMR01 bit is cleared to 0.
- 2. In CPU rewrite mode, bits PM10 and PM13 in the PM1 register are set to 1. The rewrite control program can only be executed in the internal RAM or in an external area that is enabled for use when the PM10 bit and PM13 bit are 1. When the PM13 bit = 0 and the flash memory is used in 4-Mbyte mode, the extended accessible area (40000h to BFFFFh) cannot be used.

22.1 Memory Map

The flash memory contains program ROM 1, program ROM 2, and a data flash. Figure 22.1 shows a Flash Memory Block Diagram.

Program ROM 1 is divided into several blocks, each of which can be protected (locked) from program or erase. Program ROM 1 and program ROM 2 can be rewritten in CPU rewrite, standard serial I/O, and parallel I/O modes.

Program ROM 2 can be used when the PRG2C0 bit in the PRG2C register is set to 0 (program ROM 2 enabled). The user boot code area is in program ROM 2. Data flash can be used when the PM10 bit in the PM1 register is set to 1 (0E000h to 0FFFFh: data flash). Data flash is divided into block A and block B.



22.1.1 Boot Mode

The microcomputer enters boot mode when a hardware reset occurs while an "L" signal is applied to the P5_5 pin and an "H" signal is applied to pins CNVSS and P5_0. In boot mode, user boot mode or standard serial I/O mode is selected in accordance with the data in the user boot code area. Refer to **22.4** "**Standard Serial I/O Mode**" for details.

22.1.2 User Boot Function

User boot mode can be selected by the status of a port when the MCU starts in boot mode. Table 22.3 shows the user boot function specifications.

Item	Specification
Entry Pin	None or select a port from P0_0 to P10_7
User Boot Start Level	Select "H" or "L"
User Boot Start Address	Address 10000h (the start address of program ROM 2)

 Table 22.3
 User Boot Function Specifications

Set "UserBoot" in ASCII code to the addresses 13FF0h to 13FF7h in the user boot code area and select a port for entry from addresses13FF8h to 13FF9h and the start level with the address 13FF8h. After starting boot mode, user boot mode or standard serial I/O mode is selected in accordance with the level of the selected port.

In addition, if addresses 13FF0h to 13FF7h are set to "UserBoot" in ASCII code and address 13FF8h to 13FFBh are set to "00h", user boot mode is selected.

In user boot mode, the program of address 10000h (the start address of program ROM2) is executed. Figure 22.2 shows user boot code area, Table 22.4 shows the start mode, Tables 22.5 and 22.6 the values to be set to the user boot code area.



Figure 22.2 User Boot Code Area

Boot Code				Port	Start Mode
(13FF0h to 13FF7h)	Address (13FF8h to 13FF9h)	Bit (13FFAh)	Start level Select (13FFBh)	Pi_j input level	
"UserBoot" in	0000h	00h	00h	-	User boot mode
ASCII code	g	00h to 07h (value of j)	00h	Н	Standard serial I/O mode
				L	User boot mode
	Pi register		01h	Н	User boot mode
	address	(value of j)		L	Standard serial I/O mode
Other Than "UserBoot" in ASCII code	-	_	-	_	Standard serial I/O mode

Table 22.4	Start Mode (When the Port Pj_j is Selected for Entry)
------------	---

i=0 to 10, j=0 to 7

Notes:

- 1. Do not use another combination of values apart from Table 22.4.
- 2. Refer to Table 22.5 ""UserBoot"in ASCII code"
- 3. Refer to Table 22.6 "Addresses of Selectable Ports for Entry"

Table 22.5 "UserBoot"in ASCII code

Address	13FF0h	13FF1h	13FF2h	13FF3h	13FF4h	13FF5h	13FF6h	13FF7h
ASCII code	55h (U)	73h (s)	65h (e)	72h (r)	42h (B)	6Fh (o)	6Fh (o)	74h (t)
	Upper- case	Lower-case	e		Upper- case	Lower-case	Э	

Table 22.6 Addresses of Selectable Ports for Entry

Port	Address	Port	Address
P0	03E0h	P6	03ECh
P1	03E1h	P7	03EDh
P2	03E4h	P8	03F0h
P3	03E5h	P9	03F1h
P4	03E8h	P10	03F4h
P5	03E9h		

22.2 Functions to Prevent Flash Memory from Rewriting

The flash memory has a built-in ROM code protect function for parallel I/O mode and a built-in ID code check function for standard I/O mode to prevent the flash memory from reading or rewriting.

22.2.1 ROM Code Protect Function

The ROM code protect function inhibits the flash memory from being read or rewritten during parallel input/output mode. Figure 22.3 shows the OFS1 Address. The OFS1 address is located in block 0 in program ROM 1.

The ROM code protect function is enabled when the ROMCP1 bit is set to 0.

When exiting ROM code protect, erase block 0 including the OFS1 address by the CPU rewrite mode or the standard serial I/O mode.

22.2.2 ID Code Check Function

Use the ID code check function in standard serial I/O mode. The ID code sent from the serial programmer is compared with the ID code written in the flash memory for a match. If the ID codes do not match, commands sent from the serial programmer are not accepted. However, if the four bytes of the reset vector are "FFFFFFFh", ID codes are not compared, allowing all commands to be accepted. The ID codes are 7-byte data stored consecutively, starting with the first byte, into addresses 0FFFDFh, 0FFFE3h, 0FFFE3h, 0FFFE3h, 0FFFF7h, and 0FFFFBh. The flash memory must have a program with the ID codes set in these addresses.

Table 22.7 shows address for ID code stored.

The reserved character sequence of the ASCII codes "ALeRASE" is used for forced erase function. The reserved character sequence of the ASCII codes "Protect" is used for standard serial I/O mode disabled function. Table 22.7 lists reserved character sequence.

When the ID codes stored in the ID code addresses in the user ROM area are set to the ASCII codes: "ALeRASE" as the combination table listed in Table 22.7, forced erase function becomes active. When the forced erase function or standard serial I/O mode disabled function is not used, use another combination of the ASCII codes.

		Reserved word combination		
ID Code Address		of ID Code (ASCII)		
		ALeRASE	Protect	
FFFDFh	ID1	41h (A)	50h (upper-case P)	
FFFE3h	ID2	4Ch (L)	72h (lower-case r)	
FFFEBh	ID3	65h (e)	6Fh (lower-case o)	
FFFEFh	ID4	52h (R)	74h (lower-case t)	
FFFF3h	ID5	41h (A)	65h (lower-case e)	
FFFF7h	ID6	53h (S)	63h (lower-case c)	
FFFFBh	ID7	45h (E)	74h (lower-case t)	

 Table 22.7
 Reserved Character Sequence (Reserved Word)

Reserve word for forced erase function: A set of reserved characters that match all the ID code addresses in sequence as the combination table listed in Table 22.7.

22.2.3 Forced Erase Function

This function is available only in standard serial I/O mode.

When the reserved characters, "ALeRASE" in ASCII code, are sent from the serial programmer as ID codes, the content of program ROM 1 and program ROM 2 will be erased at once. However, if the ID codes stored in the ID code addresses in the user ROM area are set to other than a reserved word "ALERASE" (other than the combination table listed in Table 22.7) when the ROMCP bit in the OFS1 address is set to 0 (ROM code protect enabled), forced erase function is ignored and ID code check is executed. Table 22.8 lists conditions and functions for forced erase function.

When both the ID codes sent from the serial programmer and the ID codes stored in the ID code addresses correspond to the reserved word "ALeRASE", program ROM 1 and program ROM 2 will be erased. However, when the serial programmer sends other than "ALeRASE", even if the ID codes stored in the ID code addresses are "ALeRASE", there is no ID match and any command is ignored. The flash memory remains protected accordingly.

	Condition	Function	
ID code from serial programmer	Code in ID code stored address	ROMCP1 bit in the OFS1 address	
ALeRASE	ALeRASE	-	Program ROM 1 and program ROM 2 all
	Other than ALeRASE ⁽¹⁾	1 (ROM code protect disabled)	erase (forced erase function)
		0 (ROM code protect enabled)	ID code check
Other than	ALeRASE	-	ID code check (no ID match)
ALeRASE	Other than ALeRASE ⁽¹⁾	-	ID code check

Table 22.8 Forced Erase Function

Note:

1. For the combination of the stored addresses is "Protect", refer to **22.2.4** "**Standard Serial I/O Mode Disable Function**".

22.2.4 Standard Serial I/O Mode Disable Function

This function is available in standard serial I/O mode. When the ID codes in the ID code stored addresses are set to "Protect" in ASCII code, the MCU does not communicate with a serial programmer. Therefore, the flash memory cannot be read, written or erased by a serial programmer. User boot mode can be selected, when the ID codes set to "Protect".

When the ID codes are set to "Protect" and the ROMCP1 bit in the address OFS1 is set to 0 (ROM code protect enabled), ROM code protection cannot be disabled by a serial programmer. Therefore, the flash memory cannot be read, written or erased by a serial or parallel programmer.

7 b6 b5 b4 b3 b2 b1 b0	Symbol OFS1	Addre FFFF		fter Reset FFh ⁽²⁾
	Bit Symbol	Bit Name	Function	RW
	WDTON	Watchdog timer start select bit ^(3, 4)	 0 : Watchdog timer starts automatica after reset 1 : Watchdog timer is in a stopped st after reset 	RW
	 (b2-b1)	Reserved bits	Set to 1	RW
	ROMCP1	ROM code protection bit	0 : ROM code protection enabled 1 : ROM code protection disabled	RW
	 (b6-b4)	Reserved bits	Set to 1	RW
	CSPROINI	After-reset count source protection mode select bit ⁽³⁾	0 : Count source protection mode enabled after reset 1 : Count source protection mode disabled after reset	RW
 2. The OFS1 ac 3. Set the WDT (count source 4. This function 	ddress is set ON bit to 0 (v protection m is also effect	in flash memory. Set the values to FFh when a block including th watchdog timer starts automatica iode enabled after reset). tive in user boot mode. e set in single-chip and memory	e OFS1 address is erased. ally after reset) when setting the CSPF	ROINI bit to 0



internal ROM.





22.3 CPU Rewrite Mode

In CPU rewrite mode, the flash memory can be rewritten when the CPU executes software commands. Program ROM 1, program ROM 2, and the data flash can be rewritten with the microcomputer mounted on a board without using a ROM programmer.

The program and block erase commands are executed only in each block area of program ROM 1, program ROM 2, and the data flash.

Erase-write 0 (EW0) mode and erase-write 1 (EW1) mode are provided as CPU rewrite mode. Table 22.9 lists differences between erase-write 0 (EW0) and erase-write 1 (EW1) modes.

Item	EW0 Mode	EW1 Mode
Operating Mode	Single-chip modeMemory expansion mode	Single-chip mode
Rewrite Control Program Allocatable	Program ROM 1 Program ROM 2	Program ROM 1 Program ROM 2
Area	External memory area	
Rewrite Control Program Executable Area	The rewrite control program must be transferred to any area other than the flash memory (e.g., RAM) before being executed $^{(2)}$	The rewrite control program can be executed in program ROM 1 and program ROM 2.
Rewritable Area	Program ROM 1Program ROM 2Data flash	Program ROM 1, program ROM 2, and data flash, excluding blocks with the rewrite control program
Software Command Restriction	None	 Program and block erase commands cannot be executed in a block having the rewrite control program. Read status register command cannot be used.
Mode after Program or Erase	Read status register mode	Read array mode
CPU State during Auto Write and Auto Erase	Operating	Maintains hold state (I/O ports maintains the state before the command execution) (1)
Flash Memory Status Detection	 Read bits FMR00, FMR06, and FMR07 in the FMR0 register by program Execute the read status register command to read bits SR7, SR5, and SR4 in the status register. 	Read bits FMR00, FMR06, and FMR07 in the FMR0 register by program

Table 22.9 EW0 Mode and EW1 Mode

Notes:

- 1. Do not generate an interrupt (except $\overline{\text{NMI}}$ interrupt) or start a DMA transfer.
- 2. When in CPU rewrite mode, bits PM10 and PM13 in the PM1 register are set to 1. The rewrite control program can only be executed in the internal RAM or in an external area that is enabled for use when the PM10 bit and PM13 bit are 1. When the PM13 bit = 0 and the flash memory is used in 4-Mbyte mode, the extended accessible area (40000h to BFFFFh) cannot be used.

22.3.1 EW0 Mode

The microcomputer enters CPU rewrite mode by setting the FMR01 bit in the FMR0 register to 1 (CPU rewrite mode enabled) and is ready to accept commands. EW0 mode is selected by setting the FMR60 bit in the FMR6 register to 0. Figure 22.12 shows setting and resetting of EW0 mode.

The software commands control programming and erasing. The FMR0 register or the status register indicates whether a program or erase operation is completed as expected or not.

22.3.2 EW1 Mode

EW1 mode is selected by setting the FMR60 bit to 1 after setting the FMR01 bit to 1. Figure 22.8 shows setting and resetting of EW1 mode.

The FMR0 register indicates whether or not a program or erase operation has been completed as expected. The status register cannot be read in EW1 mode.

When a program / erase operation is initiated, the CPU halts all program execution until the operation is completed.

22.3.3 Flash Memory Control Register (Registers FMR0, FMR1, FMR2 and FMR6)

Figures 22.5 to 22.8 show the registers FMR0, FMR1, FMR2 and FMR6, respectively.

00000000000000000000000000000000000000	Symbo FMR0		Address After F 0220h 0000 0001b (other th 0010 0001b (user bo	nan user boot mode
	Bit Symbol	Bit Name	Function	RW
	FMR00	RY / BY status flag	0 : Busy (being written or erased) ⁽⁶⁾ 1 : Ready	RO
	FMR01	CPU rewrite mode select bit ⁽¹⁾	0 : CPU rewrite mode disabled 1 : CPU rewrite mode enabled	RW
	FMR02	Lock bit disable select bit	0 : Lock bit enabled 1 : Lock bit disabled	RW
	- FMSTP	Flash memory stop bit	0 : Flash memory operation enabled 1 : Flash memory operation stopped (placed in low power mode, flash memory initialized)	RW
	(b4)	Reserved bit	Set to 0	RW
	(b5)	Reserved bit	Set to 0 in other than user boot mode Set to 1 in user boot mode	RW
	- FMR06	Program status flag (4)	0 : Terminated normally 1 : Terminated in error	RO
	- FMR07	Erase Status Flag ⁽⁴⁾	0 : Terminated normally 1 : Terminated in error	RO
occur befor	e writing a 1		succession. Make sure no interrupts or DMA tra V0 mode, write to this bit from a program in other this bit to 0	

- 3. Write to the FMSTP bit from a program in area other than the flash memory.
- 4. Bits FMR06 and FMR07 are cleared to 0 by executing the clear status command.
- 5. The FMSTP bit is valid when the FMR01 bit = 1 (CPU rewrite mode). If the FMR01 bit = 0, although the FMSTP bit can be set to 1 by writing 1 in a program, the flash memory is neither placed in low power mode nor initialized.
- 6. This status includes writing or reading with the lock bit program, blank check, or read lock bit status command.
- 7. When the FMR23 bit in the FMR 2 register is set to 1 (low-current consumption), do not set the FMSTP bit to 1 (flash memory stop). Also, when the FMSTP bit is set to 1, do not set the FMR23 bit to 1.

Figure 22.5 FMR0 Register

7 b6 b5 b4 b3 b2 b1 b0	Symbo	bl	Address	After Reset	
	FMR1	I	0221h	00X0XX0Xb	
	Bit Symbol	Bit Name	Function	RW	
	 (b0)	Reserved bit	Read as undefined value	RO	
	FMR11	Write to FMR6 register enable bit	0 : Disabled 1 : Enabled	RW	
	 (b3-b2)	Reserved bits	Read as undefined value	RO	
	 (b4)	Reserved bit	Set to 0	RW	
 	 (b5)	No register bit. If necessa	ry, set to 0. Read as undefined value	RW	
	FMR16	Lock bit status flag	0 : Lock 1 : Unlock	RO	
	FMR17	Data flash wait bit ⁽¹⁾	0 : 1 wait 1 : Follow the setting of the PM17 bit	RW	

is necessary to execute a program and read data of the data flash. Use the PM17 or FMR17 bit to set one wait.

Figure 22.6 FMR1 Register

7 b6 b5 b4 b3 b2 b1 b0	Symbo FMR		Address 0222h	After Reset XXXX0000b
	Bit Symbol	Bit Name	Function	RW
	 (b1-b0)	Reserved bit	Set to 0	RW
	FMR22	Slow read mode enable bit ^(1, 3, 4, 5)	0 : Disabled 1 : Enabled	RW
	FMR23	Low-current consumption read mode enable bit (2, 3, 4, 5, 6, 7)	0 : Disabled 1 : Enabled	RW
	 (b7-b4)	No register bit. If necessar	y, set to 0. Read as undefined valu	ie —
read mod 2. The low-c 32.768 kl 3. To set the will occur 4. This bit er To rewrite 5. Set the Fl 1 (slow re set to 0 (s 6. When the stopped). 7. When the	e disabled). urrent consur tz, set the FI FMR01 bit t before writin ables the m flash memo MR23 bit to 1 ad mode en low read mod FMR23 bit i Also, when t	nption read mode can be use MR23 bit to 0 (low-current c to 1, write a 0 and then a 1 i ig a 1 after writing a 0. ode to reduce the amount c ory (CPU rewrite mode), set I (low-current consumption abled). Also, set the FMR22 de disabled). Do not write t s set to 1, do not set the FM the FMSTP bit is set to 1, do n the FMR2 register is set to	z. When f(BCLK) > 5 MHz, set the ed when f(BCLK) \leq 32.768 kHz. Wh onsumption read mode disabled). n succession. Make sure no intern of current consumption when readir the FMR22 and FMR23 bits to 0. read mode enabled) after the FMR 2 bit to 0 (slow read mode disabled he FMR22 and FMR23 bits at sam ISTP bit in the FMR0 register to 1 (o not set the FMR23 bit to 1. o 1 (Low-current consumption read ait mode or stop mode, set the FMR	en f(BCLK) > upts or DMA transfers ng the flash memory. 22 bit is set to) after the FMR23 bit e time. (flash memory I mode enabled),

Figure 22.7 FMR2 Register

b6 b5 b4 b3 b2 b1 b0 0 1<	Symbo FMR6		Address 0230h	After Reset XX0XXX00b
		,		
	Bit Symbol	Bit Name	Function	RW
	FMR60	EW1 mode select bit ⁽¹⁾	0 : EW0 mode 1 : EW1 mode	RW
	FMR61	Reserved bit ⁽²⁾	Set to 1	RW
	 (b4-b2)	Reserved bits	Read as undefined value	RO
	 (b5)	Reserved bit	Set to 0	RW
	 (b7-b6)	Reserved bits	Read as undefined value	RO

To use CPU rewrite mode, set to 1.
 When accessing the FMR6 register, set a CPU clock frequency of 10 MHz or less by the CM06 bit in the CM0 register and bits CM17 and CM16 in the CM1 register. Also, set the PM17 bit in the PM1 register to 1 (wait state).



22.3.3.1 FMR00 Bit

This bit indicates the flash memory operating state. It is set to 0 while the program, block erase, lock bit program, read lock bit status command, or blank check command is being executed; otherwise, it is set to 1.

22.3.3.2 FMR01 Bit

The microcomputer can accept commands when the FMR01 bit is set to 1 (CPU rewrite mode).

22.3.3.3 FMR02 Bit

The lock bit is disabled by setting the FMR02 bit to 1 (lock bit disabled). (Refer to **22.3.6 "Data Protect Function"**.) The lock bit is enabled by setting the FMR02 bit to 0 (lock bit enabled). The FMR02 bit does not change the lock bit status but disables the lock bit function. If an erase command is executed when the FMR02 bit is set to 1, the lock bit status changes 0 (locked) to 1 (unlocked) after command execution is completed.

22.3.3.4 FMSTP Bit

The FMSTP bit resets the flash memory control circuits and minimizes power consumption in the flash memory. Access to the flash memory is disabled when the FMSTP bit is set to 1 (flash memory stops). Set the FMSTP bit by program in an area other than the flash memory.

Set the FMSTP bit to 1 if one of the followings occurs:

- A flash memory access error occurs while erasing or programming in EW0 mode (the FMR00 bit does not switch back to 1 (ready)).
- Low-power consumption mode or on-chip oscillator low-power consumption mode is entered

Use the following steps to stop the flash memory.

- (1) Set the FMSTP bit to 1
- (2) Wait tps (the wait time to stabilize the flash memory circuit)
- Use the following steps to restart.
- (1) Set the FMSTP bit to 0
- (2) Wait tps (the wait time to stabilize the flash memory circuit)

Figure 22.9 shows a Flow Chart Illustrating How to Start and Stop the Flash Memory Processing Before and After Low-Power Consumption Mode or On-Chip Oscillator Low-Power Consumption Mode. Follow the procedure on this flow chart.

When entering stop or wait mode, the flash memory is automatically turned off. When exiting stop or wait mode, the flash memory is turned back on. The FMR0 register does not need to be set.



Figure 22.9 Processing Before and After Low-Power Consumption Mode or On-Chip Oscillator Low-Power Consumption Mode

22.3.3.5 FMR06 Bit

This is a read-only bit indicating an auto program operation state. The FMR06 bit is set to 1 when a program error occurs; otherwise, it is set to 0. Refer to **22.3.8 "Full Status Check"**.

22.3.3.6 FMR07 Bit

This is a read-only bit indicating the auto erase operation status. The FMR07 bit is set to 1 when an erase error occurs; otherwise, it is set to 0. The FMR07 bit is also used for blank check. For details, refer to **22.3.8** "Full Status Check".

22.3.3.7 FMR11 Bit

The FMR11 bit enables programming to the FMR6 register.

22.3.3.8 FMR16 Bit

This is a read-only bit indicating the execution result of the read lock bit status command.

When the block, where the read lock bit status command is executed, is locked, the FMR16 bit is set to 0.

When the block, where the read lock bit status command is executed, is unlocked, the FMR16 bit is set to 1.

22.3.3.9 FMR17 Bit

This is a bit to select wait state for data flash.

22.3.3.10 FMR22 Bit

This bit enables the mode to reduce the amount of current consumption when reading the flash memory. When rewriting the flash memory (CPU rewrite mode), set the FMR22 bit to 0 (slow read mode disabled).

Also, when f(BCLK) > 5 MHz, set the FMR22 bit to 0 (slow read mode disabled). Figure 22.10 shows setting and resetting of the slow read mode.



Figure 22.10 Setting and Resetting of Slow Read Mode

22.3.3.11 FMR23 Bit

This bit enables the mode to reduce the amount of current consumption when reading the flash memory. When rewriting the flash memory (CPU rewrite mode), set the FMR23 bit to 0 (low-current consumption read mode disabled).

This bit is effective when the FMR22 bit is enabled. Use the low-current consumption read mode when CM07 bit in the CM0 register is "1" (CPU clock is sub clock). When CM07 bit is "0", set FMR23 bit to "0" (low-current consumption read mode is disabled).

Figure 22.11 shows setting and resetting of the low-current consumption read mode.



Figure 22.11 Setting and Resetting of Low-current Consumption Read Mode

22.3.3.12 FMR60 Bit

This bit is used to select EW1 mode when the FMR01 bit is set to 1 (CPU rewrite mode enabled). Figure 22.12 shows Setting and Resetting of EW0 Mode and Figure 22.13 for Setting and Resetting of EW1 Mode.





Figure 22.13 Setting and Resetting of EW1 Mode

22.3.3.13 FMR61 Bit

To use CPU rewrite mode, set to 1.

22.3.4 Precautions on CPU Rewrite Mode

22.3.4.1 Operating Speed

Set the CM06 bit in the CM0 register and bits CM17 and CM16 in the CM1 register to a CPU clock frequency of 10 MHz or less before entering CPU rewrite mode (EW0 or EW1 mode). Also, set the PM17 bit in the PM1 register to 1 (wait state).

22.3.4.2 Prohibited Instructions

The following instructions cannot be used in EW0 mode because the CPU tries to read data in the flash memory: the UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction.

22.3.4.3 Interrupts (EW0 mode)

- To use interrupts with vectors in a relocatable vector table, relocate the vectors to the RAM area.
- The NMI and watchdog timer interrupts are available since registers FMR0 and FMR1 are forcibly reset when either interrupt occurs. Allocate the jump addresses for each interrupt routine to the fixed vector table. Flash memory rewrite operation stops when the NMI or watchdog timer interrupt occurs. Execute the rewrite program again after exiting the interrupt routine.
- The address match interrupt is not available since the CPU tries to read data in the flash memory.

22.3.4.4 Interrupts (EW1 mode)

- Do not acknowledge any interrupts with vectors in a relocatable vector table or address match interrupt during the auto program or auto erase period.
- The NMI interrupt is available since registers FMR0 and FMR1 are forcibly reset when the interrupt occurs. Allocate the jump address for the interrupt routine to the fixed vector table. Flash memory rewrite operation stops when the NMI interrupt occurs. Execute the rewrite program again after exiting the interrupt routine.
- The watchdog timer stops counting during auto write and auto erase.

22.3.4.5 How to Access

To set the FMR01 or FMR02 bit to 1, write a 1 after first setting the bit to 0. Make sure that no interrupts or no DMA transfers will occur before writing a 1 after writing a 0.

22.3.4.6 Rewrite (EW0 mode)

If the supply voltage drops while rewriting the block where the rewrite control program is stored, the rewrite control program is not correctly rewritten. This may cause the flash memory not to be rewritten. If this error occurs, use standard serial I/O mode or parallel I/O mode for rewriting.

22.3.4.7 Rewrite (EW1 mode)

• Do not rewrite any block in which the rewrite control program is stored.

• When a software command is executed for another block on the flash memory, the software command may not be executed as expected. This may occur when RAM is written by the rewriting program which is executed in EW1 mode.

Example Program (When the program command is executed)

PRG_	CMD:					
	MOV.W	PRG_ADDR	,	A0	;	
	MOV.W	PRG_ADDR+2	,	A1	;	
	STE.W	#0041h	,	[A1A0]	;	Program command
	STE.W	WR_DATA0	,	[A1A0]	;	The first word data to write
	ADD.W	#4	,	PRG_ADDR	;	←Write to RAM (This is acknowledged as the second data to write)
	MOV.W	PRG_ADDR	,	A0	;	
	STE.W	WR_DATA1	,	[A1A0]	;	The second word data to write (Depending on the value of WR_DATA1, this may be acknowledged as next software command)
		:				
		:				

JMP PRG_CMD

*PRG_ADDR; RAM address (the executing command address to be stored.)

When rewriting flash memory, execute a rewriting program on the area other than flash memory such as RAM or external area in EW0 mode. When using EW1 mode, do not write to RAM in EW1 mode.

22.3.4.8 DMA Transfer

In EW1 mode, do not generate a DMA transfer while the FMR00 bit in the FMR0 register is set to 0 (auto programming or auto erasing).

22.3.4.9 Writing Command and Data

Write commands and data to even addresses.

22.3.4.10 Wait Mode

When entering wait mode, set the FMR01 bit to 0 (CPU rewrite mode disabled) before executing the WAIT instruction.

22.3.4.11 Stop Mode

To enter stop mode, set the FMR01 bit to 0 (CPU rewrite mode disabled) and disable DMA transfer, then execute a command to set the CM10 bit to 1 (stop mode).

22.3.4.12 Low-Power Consumption Mode and On-Chip Oscillator Low-power Consumption Mode

When the CM05 bit is set to 1 (main clock stopped), do not execute the following commands:

- Program
- Block erase
- Lock bit program
- Read lock bit status
- Block blank check

22.3.5 Software Commands

Software commands are described below. Read and write the command code and data in 16-bit units, from and to even addresses in program ROM 1, program ROM 2, and the data flash. When the command code is written, the 8 high-order bits (D15 to D8) are ignored.

	First Bus Cycle			Second Bus Cycle			Third Bus Cycle		
Command	Mode	Address	`	Mode	Address	Data (D15 to	Mode	Address	Data (D15 to
Deallana			D0)			D0)			D0)
Read Array	Write	Х	xxFFh						
Read Status Register	Write	х	xx70h	Read	х	SRD			
Clear Status Register	Write	х	xx50h						
Program	Write	WA	xx41h	Write	WA	WD0	Write	WA	WD1
Block Erase	Write	х	xx20h	Write	BA	xxD0h			
Lock Bit Program	Write	BA	xx77h	Write	BA	xxD0h			
Read Lock Bit Status	Write	х	xx71h	Write	BA	xxD0h			
Block blank check	Write	х	xx25h	Write	BA	xxD0h			

Table 22.10 Software Commands

SRD : Data in the status register (D7 to D0)

WA : Address are written (the last digit of write address must be 0, 4, 8, or C in hexadecimal)

WD0 : Write data low-order word (16 bits)

WD1 : Write data high-order word (16 bits)

BA : Highest-order block address (even address)

x : Given even address in program ROM 1, program ROM 2, and the data flash

xx : Eight high-order bits of command code (ignored)

22.3.5.1 Read Array Command

The read array command reads the flash memory.

By writing the command code xxFFh in the first bus cycle, read array mode is entered. Content of a specified address can be read in 16-bit units by entering an address to be read after the next bus cycle.

The microcomputer remains in read array mode until another command is written. Therefore, contents from multiple addresses can be read consecutively.

22.3.5.2 Read Status Register Command

The read status register command reads the status register.

By writing the command code xx70h in the first bus cycle, the status register can be read in the second bus cycle (refer to **22.3.7** "**Status Register**"I). Read an even address in program ROM 1, program ROM 2, and the data flash.

Do not execute this command in EW1 mode.

22.3.5.3 Clear Status Register Command

The clear status register command clears the status register. By writing xx50h in the first bus cycle, bits FMR07 and FMR06 in the FMR0 register are set to 00b, and bits SR5 and SR4 in the status register are set to 00b.

22.3.5.4 Program Command

The program command writes 2-word (4 bytes) data to the flash memory. By writing xx41h in the first bus cycle and data to the write address in the second and third bus cycles, an auto program operation (data program and verify) will start. The last digit of write address must be 0, 4, 8, or C in hexadecimal.

The FMR00 bit in the FMR0 register indicates whether an auto program operation has been completed. The FMR00 bit is set to 0 (busy) during auto program and to 1 (ready) while in an auto program operation.

After the completion of an auto program operation, the FMR06 bit in the FMR0 register indicates whether or not the auto program operation has been completed as expected. (Refer to **22.3.8** "Full Status Check".)

An address that is already written cannot be altered or rewritten. Figure 22.14 shows a Flow Chart of the Program Command Programming.

The lock bit protects each block from being programmed inadvertently. (Refer to **22.3.6** "**Data Protect Function**".)

In EW1 mode, do not execute this command on the block to which the rewrite control program is allocated.

In EW0 mode, the microcomputer enters read status register mode as soon as an auto program operation starts. The status register can be read. The SR7 bit in the status register is set to 0 at the same time an auto program operation starts. It is set to 1 when the auto program operation is completed. The microcomputer remains in read status register mode until the read array command is written. After completion of an auto program operation, the status register indicates whether or not the auto program operation has been completed as expected.



Figure 22.14 Program Command

22.3.5.5 Block Erase Command

By writing xx20h in the first bus cycle and xxD0h in the second bus cycle to the highest-order even address of a block, an auto erase operation (erase and verify) will start in the specified block.

The FMR00 bit in the FMR0 register indicates whether an auto erase operation has been completed.

The FMR00 bit is set to 0 (busy) during auto erase and to 1 (ready) when the auto erase operation is completed.

After the completion of an auto erase operation, the FMR07 bit in the FMR0 register indicates whether or not the auto erase operation has been completed as expected. (Refer to **22.3.8** "Full Status Check".)

Figure 22.15 shows a Block Erase Command.

The lock bit protects each block from being erased inadvertently. (Refer to **22.3.6 "Data Protect Function**".)

In EW1 mode, do not execute this command on the block where the rewrite control program is allocated.

In EW0 mode, the microcomputer enters read status register mode as soon as an auto erase operation starts. The status register can be read. The SR7 bit in the status register is set to 0 at the same time an auto erase operation starts. It is set to 1 when an auto erase operation is completed. The microcomputer remains in read status register mode until the read array command or read lock bit status command is written. If an erase error occurs, execute the clear status register command and then block erase command at least 3 times until an erase error is not generated.



Figure 22.15 Block Erase Command

22.3.5.6 Lock Bit Program Command

The lock bit program command sets the lock bit for a specified block to 0 (locked).

By writing xx77h in the first bus cycle and xxD0h in the second bus cycle to the highest-order even address of a block, the lock bit for the specified block is set to 0. The address value specified in the first bus cycle must be the same highest-order address of a block specified in the second bus cycle. Figure 22.16 shows a Flow Chart of the Lock Bit Program Command Programming. Execute read lock bit status command to read lock bit state (lock bit data).

The FMR00 bit in the FMR0 register indicates whether a lock bit program operation is completed. Refer to **22.3.6** "**Data Protect Function**" for details on lock bit functions and how to set it to 1 (unlocked).



Figure 22.16 Lock Bit Program Command

22.3.5.7 Read Lock Bit Status Command

The read lock bit status command reads the lock bit state of a specified block.

By writing xx71h in the first bus cycle and xxD0h in the second bus cycle to the highest-order even address of a block, the FMR16 bit in the FMR1 register stores information on the lock bit status of a specified block. Read the FMR16 bit after the FMR00 bit in the FMR0 register is set to 1 (ready). Figure 22.17 shows a Flow Chart of the Read Lock Bit Status Command Programming.



Figure 22.17 Read Lock Bit Status Command

22.3.5.8 Block Blank Check

The block blank check command checks whether or not a specified block is blank (state after erase). By writing xx25h in the first bus cycle and xxD0h in the second bus cycle to the highest-order even address of a block, the check result is stored in the FMR07 bit in the FMR0 register. Read the FMR07 bit after the FMR00 bit in the FMR0 register is set to 1 (ready).

The block blank check command is valid for unlocked blocks. If the block blank check command is executed to a block whose lock bit is 0 (locked), the FMR07 bit (SR5) is set to 1 (not blank) regardless of the FMR02 bit state.

Figure 22.18 shows a Flow Chart of the Block Blank Check Command.



Figure 22.18 Block Blank Check Command

22.3.6 Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is enabled by setting the FMR02 bit to 0 (lock bit enabled). The lock bit allows each block to be individually protected (locked) against program and erase. This prevents data from being inadvertently written to or erased from the flash memory.

A block changes its status according to the lock bit status:

- When the lock bit status is set to 0, the block is locked (block is protected against program and erase).
- When the lock bit status is set to 1, the block is not locked (block can be programmed or erased).

The lock bit status is set to 0 (locked) by executing the lock bit program command and to 1 (unlocked) by erasing the block. No commands can set the lock bit status to 1.

The lock bit status can be read by the read lock bit status command.

When the FMR02 bit is set to 1, the lock bit function is disabled, and all blocks are unlocked. However, individual lock bit status remains unchanged. The lock bit function is enabled by setting the FMR02 bit to 0. Lock bit status is retained.

If the block erase command is executed while the FMR02 bit is set to 1, the target block or all blocks are erased regardless of lock bit status. The lock bit status of each block is set to 1 after an erase operation is completed.

Refer to 22.3.5 "Software Commands" for details on each command.

22.3.7 Status Register

The status register indicates the flash memory operation state and whether or not an erase or program operation is completed as expected. Bits FMR00, FMR06, and FMR07 in the FMR0 register indicate status register states.

Table 22.11 shows the Status Register.

In EW0 mode, the status register can be read when the followings occur.

- Any even address in program ROM 1, program ROM 2, or the data flash is read after writing the read status register command.
- Any even address in program ROM 1, program ROM 2, or the data flash is read from when the program, block erase, lock bit program, or block blank check command is executed until when the read array command is executed.

22.3.7.1 Sequencer Status (Bits SR7 and FMR00)

The sequencer status indicates the flash memory operation state. It is set to 0 while the program, block erase, lock bit program, block blank check, or read lock bit status command is being executed; otherwise, it is set to 1.

22.3.7.2 Erase Status (Bits SR5 and FMR07)

Refer to 22.3.8 "Full Status Check".

22.3.7.3 Program Status (Bits SR4 and FMR06)

Refer to 22.3.8 "Full Status Check".

Bits in Status	Bit in FMR0	Status name	Defir	Value after	
Register	Register Register		0	1	Reset
SR0 (D0)	-	Reserved	-	-	-
SR1 (D1)	-	Reserved	-	-	-
SR2 (D2)	-	Reserved	-	-	-
SR3 (D3)	-	Reserved	-	-	-
SR4 (D4)	FMR06	Program status	Terminated normally	Terminated in error	0
SR5 (D5)	FMR07	Erase status	Terminated normally	Terminated in error	0
SR6 (D6)	-	Reserved	-	-	-
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1

D0 to D7 are the data buses read when the read status register command is executed.

Bits FMR07 (SR5) and FMR06 (SR4) are set to 0 when the clear status register command is executed. When the FMR07 (SR5) or FMR06 bit (SR4) is set to 1, the program, block erase, lock bit program, blank check, and read lock bit status commands are not accepted.

22.3.8 Full Status Check

If an error occurs when a program or erase operation is completed, bits FMR06 and FMR07 in the FMR0 register are set to 1, indicating a specific error. Therefore, execution results can be confirmed by checking these status (full status check).

Table 22.12 lists Errors and FMR0 Register State. Figure 22.19 shows a Full Status Check and Handling Procedure for Each Error.

FMR00 Register (Status Register) State		Firer	
	FMR06 bit (SR4 bit)	Error	Error Occurrence Conditions
1	1	Command Sequence error	 Command is written incorrectly A value other than xxD0h or xxFFh is written in the second bus cycle of the lock bit program or block erase command ⁽¹⁾
1	0	Erase error	 The block erase command is executed on a locked block ⁽²⁾ The block erase command is executed on an unlocked block, but auto erase operation is not completed as expected The block blank check command is executed, and the check result is not blank The block blank check command is executed on a locked block
0	1	Program error	 The program command is executed on a locked block ⁽²⁾ The program command is executed on an unlocked block, but program operation is not completed as expected The lock bit program command is executed, but the lock bit is not written as expected ⁽²⁾

Notes:

1. The flash memory enters read array mode by writing command code xxFFh in the second bus cycle of the commands. The command code written in the first bus cycle becomes invalid.

2. When the FMR02 bit is set to 1 (lock bit disabled), no error occurs even under the conditions above.



Figure 22.19 Full Status Check and Handling Procedure for Each Error

22.4 Standard Serial I/O Mode

In standard serial I/O mode, the serial programmer supporting the M16C/64 Group can be used to rewrite program ROM 1, program ROM 2, and the data flash in the microcomputer mounted on a board.

For more information about the serial programmer, contact your serial programmer manufacturer. Refer to the user's manual included with your serial programmer for instructions.

Table 22.13 lists Pin Functions (Flash Memory Standard Serial I/O Mode). Figures 22.20 and 22.21 show Pin Connections in Serial I/O Mode.

22.4.1 ID Code Check Function

The ID code check function determines whether the ID codes sent from the serial programmer match those written in the flash memory. (Refer to **22.2** "Functions to Prevent Flash Memory from Rewriting".)

VSS and VCC2 to the VCC2 pin. The VCC apply condition is tha VCSS CNVSS I VCC1 Connect to VCC1 pin. RESET Reset input I VCC1 Set the RESET pin low during td (ROC). XIN Clock input I VCC1 Set the RESET pin low during td (ROC). XIN Clock output O VCC1 pins XIN and XOUT. To input an externally generated clock, input it to the XIN pin and open the XOUT pin. BYTE BYTE input I VCC1 Connect this pin to VCC1 or VSS. AVCC, AVSS Analog power supply input Connect AVSS to VSS and AVCC to VCC1, respectively. VREF Reference I voltage input pin for A/D converter. Connect to VCC1. P0_0 to P0_7 Input port P0 VCC2 P1_0 to P1_7 Input port P1 VCC2 P2_0 to P2_7 Input port P2 VCC2 P3_0 to P3_7 Input port P3 VCC2 P4_1 to P4_7 Input port P4 VCC2 P5_6, P5_7 P5_6 P5_6 P5_0 CE input VCC2 Input "H" or "L" level signal or open. P5_5 EPM input VCC2 Input "H" or "L" level signal or open.	Pin	Name	I/O	Power Supply	Description
RESETReset inputIVCC1Set the RESET pin low during td (ROC).XINClock inputIVCC1Connect a ceramic resonator or crystal oscillator between pins XIN and XOUT. To input an externally generated clock, input it to the XIN pin and open the XOUT pin.BYTEBYTE inputIVCC1Connect this pin to VCC1 or VSS.AVCC, AVSSAnalog power supply inputConnect AVSS to VSS and AVCC to VCC1, respectively.VREFReferenceIReference voltage input pin for A/D converter. Connect to 		Power input		-	Apply the flash program and erase voltage to the VCC1 pin, and VCC2 to the VCC2 pin. The VCC apply condition is that VCC2 = VCC1. Apply 0 V to the VSS pin.
XINClock inputIVCC1Connect a ceramic resonator or crystal oscillator between pins XIN and XOUT. To input an externally generated clock, input it to the XIN pin and open the XOUT pin.BYTEBYTE inputIVCC1Connect this pin to VCC1 or VSS.AVCC, AVSSAnalog power supply inputConnect AVSS to VSS and AVCC to VCC1, respectively.VREFReference voltage inputIVCC2Input "H" or "L" level signal or open.P0_0 to P0_7Input port P0IVCC2Input "H" or "L" level signal or open.P1_0 to P1_7Input port P1IVCC2Input "H" or "L" level signal or open.P2_0 to P2_7Input port P2IVCC2Input "H" or "L" level signal or open.P3_0 to P3_7Input port P3IVCC2Input "H" or "L" level signal or open.P5_1 to P5_4, P5_6, P5_7Input port P4IVCC2Input "H" or "L" level signal or open.P5_5EPM inputIVCC2Input "H" or "L" level signal.P6_0 to P6_3Input port P6IVCC1Input "H" or "L" level signal.P6_4 / RTS1BUSY outputOVCC1Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 1: serial clock input pin to 	CNVSS	CNVSS	I	VCC1	Connect to VCC1 pin.
XOUTClock outputOVCC1pins XIN and XOUT. To input an externally generated clock, input it to the XIN pin and open the XOUT pin.BYTEBYTE inputIVCC1Connect this pin to VCC1 or VSS.AVCC, AVSSAnalog power supply inputConnect this pin to VCC1 or VSS and AVCC to VCC1, respectively.VREFReference voltage inputConnect AVSS to VSS and AVCC to VCC1, respectively.P0_0 to P0_7Input port P0IVCC2Input port P1_7Input port P1IVCC2P2_0 to P2_7Input port P2IVCC2Input or P3_7Input port P3IVCC2P4_0 to P4_7Input port P4IVCC2Input "H" or "L" level signal or open.P5_1 to P5_4, P5_6, P5_7Input port P5IP5_5EPM inputIVCC2Input "H" or "L" level signal.P5_5EPM inputIVCC1Input "H" or "L" level signal.P6_6 / RXD1RXD inputIVCC1Standard serial I/O mode 1: serial clock input pin Standard serial I/O mode 2: input "L".P6_6 / RXD1RXD inputIVCC1Serial data input pin.	RESET	Reset input	I	VCC1	Set the RESET pin low during td (ROC).
BYTEBYTE inputIVCC1Connect this pin to VCC1 or VSS.AVCC, AVSSAnalog power supply inputConnect this pin to VCC1 or VSS.VREFReference voltage inputConnect AVSS to VSS and AVCC to VCC1, respectively.P0_0 to P0_7Input port P0IVCC2P1_0 to P1_7Input port P1IVCC2P2_0 to P2_7Input port P2IVCC2P3_0 to P3_7Input port P3IVCC2P4_0 to P4_7Input port P3IVCC2P5_1 to P5_4,Input port P5IVCC2P5_0CE inputIVCC2P5_5EPM inputIVCC2P6_0 to P6_3Input port P6VCC1P6_4 / RTS1BUSY outputVCC1P6_5/CLK1SCLK inputIVCC1Standard serial I/O mode 1: serial clock input pin Standard serial I/O mode 2: Input "L".P6_6 / RXD1RXD inputIVCC1Serial data input pin.	XIN	Clock input	I	VCC1	•
AVCC, AVSSAnalog power supply inputConnect AVSS to VSS and AVCC to VCC1, respectively.VREFReference voltage inputIReference voltage input pin for A/D converter. Connect to VCC1.P0_0 to P0_7Input port P0IVCC2Input "H" or "L" level signal or open.P1_0 to P1_7Input port P1IVCC2Input "H" or "L" level signal or open.P2_0 to P2_7Input port P2IVCC2Input "H" or "L" level signal or open.P3_0 to P3_7Input port P3IVCC2Input "H" or "L" level signal or open.P4_0 to P4_7Input port P4IVCC2Input "H" or "L" level signal or open.P5_1 to P5_4, P5_6, P5_7Input port P5IVCC2Input "H" or "L" level signal or open.P5_5EPM inputIVCC2Input "H" or "L" level signal or open.P6_0 to P6_3Input port P6IVCC2Input "H" or "L" level signal.P6_4 / RTS1BUSY outputOVCC1Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: monitor signal output pin to check the boot program operationP6_6 / RXD1RXD inputIVCC1Standard serial I/O mode 2: Input "L".	XOUT	Clock output	0	VCC1	
supply inputReferenceIReference voltage inputReference voltage input pin for A/D converter. Connect to VCC1.P0_0 to P0_7Input port P0IVCC2Input "H" or "L" level signal or open.P1_0 to P1_7Input port P1IVCC2Input "H" or "L" level signal or open.P2_0 to P2_7Input port P2IVCC2Input "H" or "L" level signal or open.P3_0 to P3_7Input port P3IVCC2Input "H" or "L" level signal or open.P4_0 to P4_7Input port P4IVCC2Input "H" or "L" level signal or open.P5_1 to P5_4,Input port P5IVCC2Input "H" or "L" level signal or open.P5_6, P5_7IVCC2Input "H" or "L" level signal or open.P5_5EPM inputIVCC2Input "H" or "L" level signal.P6_0 to P6_3Input port P6IVCC1Input "H" or "L" level signal or open.P6_4 / RTS1BUSY outputOVCC1Standard serial I/O mode 1: BUSY signal output pin to check the boot program operationP6_6/RXD1RXD inputIVCC1Serial data input pin.	BYTE	BYTE input	I	VCC1	Connect this pin to VCC1 or VSS.
voltage inputVCC1.P0_0 to P0_7Input port P0IVCC2Input "H" or "L" level signal or open.P1_0 to P1_7Input port P1IVCC2Input "H" or "L" level signal or open.P2_0 to P2_7Input port P2IVCC2Input "H" or "L" level signal or open.P3_0 to P3_7Input port P3IVCC2Input "H" or "L" level signal or open.P4_0 to P4_7Input port P4IVCC2Input "H" or "L" level signal or open.P5_1 to P5_4, P5_6, P5_7Input port P5IVCC2Input "H" or "L" level signal or open.P5_5EPM inputIVCC2Input "H" or "L" level signal.P5_5EPM inputIVCC2Input "H" or "L" level signal.P6_0 to P6_3Input port P6IVCC1Input "H" or "L" level signal or open.P6_4 / RTS1BUSY outputOVCC1Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: monitor signal output pin to check the boot program operationP6_6/RXD1RXD inputIVCC1Stendard serial I/O mode 2: Input "L".	AVCC, AVSS	• ·			Connect AVSS to VSS and AVCC to VCC1, respectively.
P1_0 to P1_7Input port P1IVCC2Input "H" or "L" level signal or open.P2_0 to P2_7Input port P2IVCC2Input "H" or "L" level signal or open.P3_0 to P3_7Input port P3IVCC2Input "H" or "L" level signal or open.P4_0 to P4_7Input port P4IVCC2Input "H" or "L" level signal or open.P5_1 to P5_4,Input port P5IVCC2Input "H" or "L" level signal or open.P5_6, P5_7CE inputIVCC2Input "H" or "L" level signal.P5_5EPM inputIVCC2Input "H" or "L" level signal.P6_0 to P6_3Input port P6IVCC1Input "H" or "L" level signal or open.P6_4 / RTS1BUSY outputOVCC1Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 1: serial clock input pin to check the boot program operationP6_6 / RXD1RXD inputIVCC1Standard serial I/O mode 1: nput "L".	VREF		I		
P2_0 to P2_7Input port P2IVCC2Input "H" or "L" level signal or open.P3_0 to P3_7Input port P3IVCC2Input "H" or "L" level signal or open.P4_0 to P4_7Input port P4IVCC2Input "H" or "L" level signal or open.P5_1 to P5_4,Input port P5IVCC2Input "H" or "L" level signal or open.P5_6, P5_7CE inputIVCC2Input "H" or "L" level signal.P5_5EPM inputIVCC2Input "H" level signal.P6_0 to P6_3Input port P6IVCC1Input "H" or "L" level signal or open.P6_4 / RTS1BUSY outputOVCC1Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 1: serial clock input pin to check the boot program operationP6_6 / RXD1RXD inputIVCC1Serial data input pin.	P0_0 to P0_7	Input port P0	I	VCC2	Input "H" or "L" level signal or open.
P3_0 to P3_7Input port P3IVCC2Input "H" or "L" level signal or open.P4_0 to P4_7Input port P4IVCC2Input "H" or "L" level signal or open.P5_1 to P5_4,Input port P5IVCC2Input "H" or "L" level signal or open.P5_6, P5_7CE inputIVCC2Input "H" or "L" level signal or open.P5_5EPM inputIVCC2Input "H" level signal.P6_0 to P6_3Input port P6IVCC1Input "H" or "L" level signal or open.P6_4 / RTS1BUSY outputOVCC1Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: monitor signal output pin to check the boot program operationP6_6 / RXD1RXD inputIVCC1Standard serial I/O mode 1: serial clock input pin Standard serial I/O mode 2: Input "L".	P1_0 to P1_7	Input port P1	I	VCC2	Input "H" or "L" level signal or open.
P4_0 to P4_7Input port P4IVCC2Input "H" or "L" level signal or open.P5_1 to P5_4, P5_6, P5_7Input port P5IVCC2Input "H" or "L" level signal or open.P5_6, P5_7CE inputIVCC2Input "H" or "L" level signal.P5_5EPM inputIVCC2Input "L" level signal.P6_0 to P6_3Input port P6IVCC1Input "H" or "L" level signal or open.P6_4 / RTS1BUSY outputOVCC1Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: monitor signal output pin to check the boot program operationP6_5/CLK1SCLK inputIVCC1Standard serial I/O mode 1: serial clock input pin Standard serial I/O mode 2: Input "L".P6_6 / RXD1RXD inputIVCC1Serial data input pin.	P2_0 to P2_7	Input port P2	I	VCC2	Input "H" or "L" level signal or open.
P5_1 to P5_4, P5_6, P5_7Input port P5IVCC2Input "H" or "L" level signal or open.P5_6, P5_7CE inputIVCC2Input "H" level signal.P5_5EPM inputIVCC2Input "L" level signal.P6_0 to P6_3Input port P6IVCC1Input "H" or "L" level signal or open.P6_4 / RTS1BUSY outputOVCC1Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: monitor signal output pin to check the boot program operationP6_5/CLK1SCLK inputIVCC1Standard serial I/O mode 1: serial clock input pin Standard serial I/O mode 2: Input "L".P6_6 / RXD1RXD inputIVCC1Standard serial I/O mode 2: Input "L".	P3_0 to P3_7	Input port P3	I	VCC2	Input "H" or "L" level signal or open.
P5_6, P5_7Image: CE inputImage: VCC2P5_0CE inputIVCC2Input "H" level signal.P5_5EPM inputIVCC2Input "L" level signal.P6_0 to P6_3Input port P6IVCC1Input "H" or "L" level signal or open.P6_4 / RTS1BUSY outputOVCC1Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: monitor signal output pin to check the boot program operationP6_5/CLK1SCLK inputIVCC1Standard serial I/O mode 1: serial clock input pin Standard serial I/O mode 2: Input "L".P6_6 / RXD1RXD inputIVCC1Serial data input pin.	P4_0 to P4_7	Input port P4	I	VCC2	Input "H" or "L" level signal or open.
P5_5EPM inputIVCC2Input "L" level signal.P6_0 to P6_3Input port P6IVCC1Input "H" or "L" level signal or open.P6_4 / RTS1BUSY outputOVCC1Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: monitor signal output pin to check the boot program operationP6_5/CLK1SCLK inputIVCC1Standard serial I/O mode 1: serial clock input pin Standard serial I/O mode 2: Input "L".P6_6 / RXD1RXD inputIVCC1Serial data input pin.		Input port P5	I	VCC2	Input "H" or "L" level signal or open.
P6_0 to P6_3 Input port P6 I VCC1 Input "H" or "L" level signal or open. P6_4 / RTS1 BUSY output O VCC1 Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: monitor signal output pin to check the boot program operation P6_5/CLK1 SCLK input I VCC1 Standard serial I/O mode 1: serial clock input pin Standard serial I/O mode 1: serial clock input pin Standard serial I/O mode 2: Input "L". P6_6 / RXD1 RXD input I VCC1 Serial data input pin.	P5_0	CE input	1	VCC2	Input "H" level signal.
P6_4 / RTS1 BUSY output O VCC1 Standard serial I/O mode 1: BUSY signal output pin Standard serial I/O mode 2: monitor signal output pin to check the boot program operation P6_5/CLK1 SCLK input I VCC1 Standard serial I/O mode 1: BUSY signal output pin to check the boot program operation P6_6 / RXD1 RXD input I VCC1 Standard serial I/O mode 1: serial clock input pin Standard serial I/O mode 2: Input "L".	P5_5	EPM input	I	VCC2	Input "L" level signal.
P6_5/CLK1 SCLK input I VCC1 Standard serial I/O mode 2: monitor signal output pin to check the boot program operation P6_6 / RXD1 RXD input I VCC1 Standard serial I/O mode 1: serial clock input pin Standard serial I/O mode 2: Input "L".	P6_0 to P6_3	Input port P6	I	VCC1	Input "H" or "L" level signal or open.
P6_6 / RXD1 RXD input I VCC1 Serial data input pin.	P6_4 / RTS1	BUSY output	0	VCC1	Standard serial I/O mode 2: monitor signal output pin to check the boot program
	P6_5/CLK1	SCLK input	I	VCC1	
	P6_6 / RXD1	RXD input	I	VCC1	Serial data input pin.
P6_7 / TXD1 TXD input O VCC1 Serial data output pin. (1)	P6_7 / TXD1	TXD input	0	VCC1	Serial data output pin. ⁽¹⁾
P7_0 to P7_7 Input port P7 I VCC1 Input "H" or "L" level signal or open.	P7_0 to P7_7	Input port P7	I	VCC1	Input "H" or "L" level signal or open.
P8_0 to P8_7 Input port P8 I VCC1 Input "H" or "L" level signal or open.	P8_0 to P8_7	Input port P8	I	VCC1	Input "H" or "L" level signal or open.
P9_0 to P9_7 Input port P9 I VCC1 Input "H" or "L" level signal or open.	P9_0 to P9_7	Input port P9	I	VCC1	Input "H" or "L" level signal or open.
P10_0 to P10_7 Input port P10 I VCC1 Input "H" or "L" level signal or open.	P10_0 to P10_7	Input port P10		VCC1	Input "H" or "L" level signal or open.

Table 22.13	Pin Functions (Flash Memory Standard Serial I/O Mode)
-------------	---

Notes:

1. When using the standard serial I/O mode, the internal pull-up is enabled for the TXD1 (P6_7) pin while the RESET pin is "L".



Figure 22.20 Pin Connections for Standard Serial I/O Mode (1)



Figure 22.21 Pin Connections for Standard Serial I/O Mode (2)
22.4.2 Example of Circuit Application in the Standard Serial I/O Mode

Figures 22.22 and 22.23 show examples of Circuit Application in Standard Serial I/O Mode 1 and Mode 2, respectively. Refer to the user's manual of your serial programmer to handle pins controlled by the serial programmer.



Figure 22.22 Circuit Application in Standard Serial I/O Mode 1



Figure 22.23 Circuit Application in Standard Serial I/O Mode 2

22.5 Parallel I/O Mode

In parallel I/O mode, program ROM 1, program ROM 2, and the data flash can be rewritten by a parallel programmer supporting the M16C/64 Group. Contact your parallel programmer manufacturer for more information on the parallel programmer. Refer to the user's manual included with your parallel programmer for instructions.

22.5.1 ROM Code Protect Function

The ROM code protect function prevents the flash memory from being read and rewritten. (Refer to **22.2 "Functions to Prevent Flash Memory from Rewriting"**.)

23. Electrical Characteristics

23.1 Electrical Characteristics

Table 23.1 Absolute Maximum Ratings

Symbol		Parameter	Condition	Rated Value	Unit
VCC1, VCC2	Supply Voltage	3	VCC1=VCC2 =AVCC	-0.3 to 6.5	V
AVCC	Analog Supply	Voltage	VCC1=AVCC	-0.3 to 6.5	V
VI	Input Voltage	RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7 XIN		-0.3 to VCC1+0.3	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7,		-0.3 to VCC2+0.3	V
		P7_0, P7_1, P8_5		-0.3 to 6.5	V
VO	Output Voltage	P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, XOUT		-0.3 to VCC1+0.3	V
		P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7		-0.3 to VCC2+0.3	V
		P7_0, P7_1, P8_5		-0.3 to 6.5	V
Pd	Power Dissipat	tion	–40°C <topr≤85°c< td=""><td>300</td><td>mW</td></topr≤85°c<>	300	mW
Topr	Operating Ambient Tem- perature	When the Microcomputer is Operating Flash Program Erase		-20 to 85/-40 to 85 0 to 60	°C
Tstg	Storage Tempe	erature	1	-65 to 150	°C

Symbol		Parameter		Standard Min. Typ. Max.		Standard		Unit
Symbol		Falaillelei			Тур.	Max.	Unit	
VCC1, VCC2	Supply Voltage (VCC1 = VCC2)		2.7	5.0	5.5	V	
AVCC	Analog Supply V	oltage			VCC1		V	
VSS	Supply Voltage				0		V	
AVSS	Analog Supply V	oltage			0		V	
VIH	HIGH Input Volt-	P3_1 to P3_7, P4_0 to P4_7	, P5_0 to P5_7	0.8VCC2		VCC2	V	
	age	P0_0 to P0_7, P1_0 to P1_7 (during single-chip mode)	, P2_0 to P2_7, P3_0	0.8VCC2		VCC2	V	
		P0_0 to P0_7, P1_0 to P1_7 (data input during memory expa	, P2_0 to P2_7, P3_0 nsion and microprocessor mode)	0.5VCC2		VCC2	V	
		P6_0 to P6_7, P7_2 to P7_7 P9_0 to P9_7, P10_0 to P10 XIN, RESET, CNVSS, BYTE		0.8VCC1		VCC1	V	
		P7_0, P7_1, P8_5		0.8VCC1		6.5	V	
VIL	LOW Input Volt-	P3_1 to P3_7, P4_0 to P4_7	, P5_0 to P5_7	0		0.2VCC2	V	
	age	P0_0 to P0_7, P1_0 to P1_7 (during single-chip mode)	, P2_0 to P2_7, P3_0	0		0.2VCC2	V	
		P0_0 to P0_7, P1_0 to P1_7 (data input during memory expa	, P2_0 to P2_7, P3_0 nsion and microprocessor mode)	0		0.16VCC2	V	
		P6_0 to P6_7, P7_0 to P7_7 P10_0 to P10_7, XIN, RESET, CNVSS, BYTE	, P8_0 to P8_7, P9_0 to P9_7,	0		0.2VCC	V	
IOH(peak)	HIGH Peak Output Current	P4_0 to P4_7, P5_0 to P5_7	, P2_0 to P2_7, P3_0 to P3_7, , P6_0 to P6_7, P7_2 to P7_7, P9_0 to P9_7, P10_0 to P10_7			-10.0	mA	
IOH(avg)	HIGH Average Output Current	P4_0 to P4_7, P5_0 to P5_7	, P2_0 to P2_7, P3_0 to P3_7, , P6_0 to P6_7, P7_2 to P7_7, 29_0 to P9_7, P10_0 to P10_7,			-5.0	mA	
IOL(peak)	LOW Peak Out- put Current		, P2_0 to P2_7, P3_0 to P3_7, , P6_0 to P6_7, P7_0 to P7_7, , P10_0 to P10_7			10.0	mA	
IOL(avg)	LOW Average Output Current		, P2_0 to P2_7, P3_0 to P3_7, , P6_0 to P6_7, P7_0 to P7_7, , P10_0 to P10_7			5.0	mA	
f(XIN)	Main Clock Input	Oscillation Frequency	VCC1=2.7V to 5.5V	0		20	MHz	
f(XCIN)	Sub-Clock Oscill	ation Frequency	1		32.768	50	kHz	
f(OCO)		Oscillation Frequency		100	125	150	kHz	
f(PLL)	PLL Clock Oscilla	ation Frequency	VCC1=2.7V to 5.5V	10		25	MHz	
f(BCLK)	CPU Operation 0		1	0		25	MHz	
tSU(PLL)		Synthesizer Stabilization Wait	VCC1=5.0V			3	ms	
. ,	Time	-	VCC1=3.0V			2	ms	

 Table 23.2
 Recommended Operating Conditions ⁽¹⁾

Notes:

1. Referenced to VCC1 = VCC2 = 2.7 to 5.5V at Topr = -20 to 85°C/-40 to 85°C unless otherwise specified.

2. The Average Output Current is the mean value within 100ms.

3. The total IOL(peak) for ports P0, P1, P2, P8_6, P8_7, P9 and P10 must be 80mA max. The total IOL(peak) for ports P3, P4, P5, P6, P7 and P8_0 to P8_5 must be 80mA max. The total IOH(peak) for ports P0, P1, and P2 must be -40mA max. The total IOH(peak) for ports P3, P4 and P5 must be -40mA max. The total IOH(peak) for ports P6, P7_2 to P7_7 and P8_0 to P8_4 must be -40mA max.

Symbol	Parameter		Measuring Conditi	ion	Standard			Unit
Cymbol			Measuring Conditi	N	1in.	Тур.	Max.	Onic
-	Resolution		VREF=VCC1				10	Bits
INL	Integral Non-Linearity Error	10bit	VREF= AN0 to AN7 input VCC1= AN0_0 to AN0_7 5.0V AN2_0 to AN2_7 ANEX0, ANEX1 i	input, input,			±3	LSB
			VREF= AN0 to AN7 input VCC1= AN0_0 to AN0_7 3.3V AN2_0 to AN2_7 ANEX0, ANEX1 i	input, input,			±3	LSB
			VREF= AN0 to AN7 input VCC1= AN0_0 to AN0_7 3.0V AN2_0 to AN2_7 ANEX0, ANEX1 i	input, input,			±3	LSB
-	Absolute Accuracy	10bit	VREF= AN0 to AN7 input VCC1= AN0_0 to AN0_7 5.0V AN2_0 to AN2_7 ANEX0, ANEX1 i	input, input,			±3	LSB
			VREF= AN0 to AN7 input VCC1 AN0_0 to AN0_7 =3.3V AN2_0 to AN2_7 ANEX0, ANEX1 i	input, input,			±3	LSB
			VREF= AN0 to AN7 input VCC1 AN0_0 to AN0_7 =3.0V AN2_0 to AN2_7 ANEX0, ANEX1 i	input, input,			±3	LSB
-	Tolerance Level Imped	ance				3		kΩ
DNL	Differential Non-Linear	ity Error					±1	LSB
-	Offset Error						±3	LSB
-	Gain Error						±3	LSB
tCONV	10-bit Conversion Time)	VREF=VCC1=5V, ϕ AD=2	5MHz 1	.60			μS
tSAMP	Sampling Time			0	.60			μS
VREF	Reference Voltage					VCC1		V
VIA	Analog Input Voltage				0		VREF	V

Table 23.3	A/D Conversion Characteristics ⁽¹⁾
Table 23.3	AD COnversion Characteristics (*)

Notes:

1. Referenced to VCC1=AVCC=VREF=3.0 to 5.5V, VSS=AVSS=0V at Topr = -20 to 85°C/-40 to 85°C unless otherwise specified.

 $\begin{array}{lll} \text{2.} & \text{Set } \phi \text{AD frequency as follows:} \\ & \text{When } \text{VCC1} = 4.0 \text{ to } 5.5 \text{ V}, 2 \text{ MHz} \leq \phi \text{AD} \leq 25 \text{ MHz} \\ & \text{When } \text{VCC1} = 3.2 \text{ to } 4.0 \text{ V}, 2 \text{ MHz} \leq \phi \text{AD} \leq 16 \text{ MHz} \\ & \text{When } \text{VCC1} = 3.0 \text{ to } 3.2 \text{ V}, 2 \text{ MHz} \leq \phi \text{AD} \leq 10 \text{ MHz} \\ \end{array}$

3. Use when VREF=VCC1.

Symbol	Parameter	Measuring Condition		Unit		
Symbol	Falanielei	Measuring Condition	Min.	Тур.	Max.	Offic
-	Resolution				8	Bits
-	Absolute Accuracy				2.5	LSB
tSU	Setup Time				3	μs
RO	Output Resistance		5	6	8.2	kΩ
IVREF	Reference Power Supply Input Current	(NOTE 2)			1.5	mA

Table 23.4 D/A Conversion Characteristics (1)

Notes:

1. Referenced to VCC1=VREF=3.0 to 5.5V, VSS=AVSS=0V at Topr = -20 to 85°C / -40 to 85°C unless otherwise specified.

2. This applies when using one D/A converter, with the D/A register for the unused D/A converter set to "00h".

3. The current consumption of the A/D converter is not included. Also, when D/A register contents are not "00h", the IVREF will flow even if Vref id disconnected by the A/D control register.

Table 23.5 Flash Memory Version Electrical Characteristics (1)

Parameter			Standard			
Faranieter		Min.	Тур.	Max.	Unit	
Program and Erase Endurance ⁽²⁾	Other than data flash	100			cycle	
	Data flash	100			cycle	
2 Word Program Time (VCC1=3.3V at Topr=25°C)	Other than data flash		150		μS	
	Data flash		300		μs	
Lock Bit Program Time (VCC1=3.3V at Topr=25°C)	Other than data flash		70		μS	
	Data flash		140		μs	
Block Erase Time	4-Kbyte block		0.20	3	S	
(VCC1=3.3V at Topr=25°C)	16-Kbyte block		0.20	3	S	
	64-Kbyte block		0.20	3	S	
Flash Memory Circuit Stabilization Wa	it Time			50	μS	
Data Hold Time ⁽³⁾		10	1		year	
	2 Word Program Time (VCC1=3.3V at Topr=25°C) Lock Bit Program Time (VCC1=3.3V at Topr=25°C) Block Erase Time (VCC1=3.3V at Topr=25°C) Flash Memory Circuit Stabilization Wa	Program and Erase Endurance (2) Other than data flash Data flash Data flash 2 Word Program Time (VCC1=3.3V at Topr=25°C) Other than data flash Lock Bit Program Time (VCC1=3.3V at Topr=25°C) Other than data flash Block Erase Time (VCC1=3.3V at Topr=25°C) Other than data flash Block Erase Time (VCC1=3.3V at Topr=25°C) Data flash Flash Memory Circuit Stabilization Wait Time 64-Kbyte block	Min.Min.Program and Erase Endurance (2)Other than data flash1002 Word Program Time (VCC1=3.3V at Topr=25°C)Other than data flash1002 Lock Bit Program Time (VCC1=3.3V at Topr=25°C)Other than data flash100Data flashOther than data flash100Data flashData flash100Lock Bit Program Time (VCC1=3.3V at Topr=25°C)Other than data flash100Block Erase Time (VCC1=3.3V at Topr=25°C)00Block Erase Time (VCC1=3.3V at Topr=25°C)4-Kbyte block100Flash Memory Circuit Stabilization Wait Time100100	ParameterMin.Typ.Program and Erase Endurance (2)Other than data flash1001002 Word Program Time (VCC1=3.3V at Topr=25°C)Other than data flash100150Data flashOther than data 	ParameterMin.Typ.Max.Program and Erase Endurance (2)Other than data flash1001002 Word Program Time (VCC1=3.3V at Topr=25°C)Other than data flash100150Data flash00150100Lock Bit Program Time (VCC1=3.3V at Topr=25°C)Other than data flash300100Lock Bit Program Time (VCC1=3.3V at Topr=25°C)Other than data flash70100Block Erase Time (VCC1=3.3V at Topr=25°C)0.2033Block Erase Time (VCC1=3.3V at Topr=25°C)4-Kbyte block0.203Flash Memory Circuit Stabilization Wait Time50	

Notes:

1. Referenced to VCC1=2.7 to 5.5V at Topr = 0 to 60 °C unless otherwise specified.

2. Definition of program and erase endurance

The program and erase endurance refers to the number of per-block erasures.

If the program and erase endurance is n (n=100), each block can be erased n times.

For example, if a 4 Kbyte block is erased after writing two word data 1,024 times, each to a different address, this counts as one program and erase endurance. Data cannot be written to the same address more than once without erasing the block. (Rewrite prohibited)

3. Topr = -20 to 85 °C/-40 to 85° C

Table 23.6 Flash Memory Version Program / Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to 60 °C)

Flash Program, Erase Voltage	Flash Read Operation Voltage
VCC1 = 2.7 to 5.5 V	VCC1=2.7 to 5.5 V

Symbol	Parameter	Measuring Condition		Unit		
Cymbol	raiameter	Measuring Condition	Min.	Тур.	Max.	Onit
Vdet2	Low Voltage Detection Voltage (1)	VCC1=0.8V to 5.5V	3.3	3.8	4.4	V
Vdet0	Reset Level Detection Voltage (1)			1.9		V
Vdet2 -Vdet0	Electric potential difference of Low Voltage Detection and Reset Level Detection		0.3			V
Vdet0s	Low Voltage Reset Retention Voltage				0.8	V
Vdet0r	Low Voltage Reset Release Voltage ⁽²⁾			2.0		V

Table 23.7 Low Voltage Detection Circuit Electrical Characteristics⁽³⁾

Notes:

Vdet2 > Vdet0.
 Vdet0r > Vdet0 is not guaranteed.

3. The voltage detection circuit is designed to use when VCC1 is set to 5V.

Table 23.8 **Power Supply Circuit Timing Characteristics**

Symbol	Parameter	Measuring Condition	Standard			Unit
Symbol	Falameter	weasuring Condition	Min.	Тур.	Max.	Onit
td(P-R)	Time for Internal Power Supply Stabiliza- tion During Powering-On	VCC1=2.7V to 5.5V			5	ms
td(R-S)	STOP Release Time				150	μs
td(W-S)	Low Power Dissipation Mode Wait Mode Release Time				150	μs
td(S-R)	Brown-out Detection Reset (Hardware Reset 2) Release Wait Time	VCC1=Vdet0r to 5.5V		6 (1)	20	ms
td(E-A)	Low Voltage Detection Circuit Operation Start Time	VCC1=2.7V to 5.5V			20	μs

Note:

1. When VCC1 = 5V.



Figure 23.1 Power Supply Circuit Timing Diagram

Symbol		Parameter		Measuring Condition	Min. Typ. Max.		Unit	
Symbol		Falameter		Measuring Condition	Min.	Тур.	Max.	Unit
VOH	HIGH Out- put Voltage	P6_0 to P6_7, P7_2 to P7_7, P8_6, P8_7, P9_0 to P9_7, P		IOH=-5mA	VCC1-2.0		VCC1	V
		P0_0 to P0_7, P1_0 to P1_7, P3_0 to P3_7, P4_0 to P4_7,		IOH=-5mA	VCC2-2.0		VCC2	
VOH	HIGH Out- put Voltage	P6_0 to P6_7, P7_2 to P7_7, P8_6, P8_7, P9_0 to P9_7, P		OH=200μA	VCC1-0.3		VCC1	V
		P0_0 to P0_7, P1_0 to P1_7, P3_0 to P3_7, P4_0 to P4_7,	/	ЮН=—200μА	VCC2-0.3		VCC2	
VOH	HIGH Outpu	t Voltage XOUT	HIGHPOWER	IOH=-1mA	VCC1-2.0		VCC1	V
			LOWPOWER	IOH=-0.5mA	VCC1-2.0		VCC1	
	HIGH Outpu	t Voltage XCOUT	HIGHPOWER	With no load applied		2.6		V
		C C	LOWPOWER	With no load applied		2.2		
VOL	LOW Out- put Voltage	P6_0 to P6_7, P7_0 to P7_7, P10_0 to P10_7	P8_0 to P8_7, P9_0 to P9_7,	IOL=5mA			2.0	V
		P0_0 to P0_7, P1_0 to P1_7, P3_0 to P3_7, P4_0 to P4_7,		IOL=5mA			2.0	
VOL	LOW Out- put Voltage	P6_0 to P6_7, P7_0 to P7_7, P9_0 to P9_7, P10_0 to P10_		IOL=200μA			0.45	V
		P0_0 to P0_7, P1_0 to P1_7, P3_0 to P3_7, P4_0 to P4_7,		IOL=200μA			0.45	
VOL	LOW Output	Voltage XOUT	HIGHPOWER	IOL=1mA			2.0	V
			LOWPOWER	IOL=0.5mA			2.0	
	LOW Output	Voltage XCOUT	HIGHPOWER	With no load applied		0		V
			LOWPOWER	With no load applied		0		
VT+-VT-	Hysteresis	HOLD, RDY, TAOIN to TA4IN, INTO to INT7, NMI, ADTRG, C SCL0 to SCL2, SCL5 to SCL7 SDA5 to SDA7, CLK0 to CLK3 KI0 to KI3, RXD0 to RXD2, R3	7, SDA0 to CTS2, CTS5 to CTS7, 7, SDA0 to SDA2, 7, TA0OUT to TA4OUT,		0.5		2.0	V
VT+-VT-	Hysteresis	RESET			0.5		2.0	V
IIH	HIGH Input Current	P0_0 to P0_7, P1_0 to P1_7, P4_0 to P4_7, P5_0 to P5_7, P8_0 to P8_7, P9_0 to P9_7, XIN, RESET, CNVSS, BYTE	P6_0 to P6_7, P7_0 to P7_7,	VI=5V			5.0	μΑ
IIL	LOW Input Current	P0_0 to P0_7, P1_0 to P1_7, P4_0 to P4_7, P5_0 to P5_7, P8_0 to P8_7, P9_0 to P9_7, XIN, RESET, CNVSS, BYTE	P6_0 to P6_7, P7_0 to P7_7,	VI=0V			-5.0	μΑ
RPULLUP	Pull-Up Resistance	P0_0 to P0_7, P1_0 to P1_7, P4_0 to P4_7, P5_0 to P5_7, P8_0 to P8_4, P8_6, P8_7, P	P6_0 to P6_7, P7_2 to P7_7,	VI=0V	30	50	100	kΩ
RfXIN	Feedback R	esistance XIN				1.5		MΩ
RfXCIN	Feedback R	esistance XCIN				15		MΩ
VRAM	RAM Retent	on Voltage		At stop mode	1.8			V

Table 23.9 Electrical Characteristics (1) ⁽¹⁾

Notes:

1. Referenced to VCC1=VCC2=4.2 to 5.5V, VSS = 0V at Topr = -20 to 85°C/-40 to 85°C, f(BCLK)=25MHz unless otherwise specified.

Symbol	Param	otor	Moor	suring Condition	5	Standar	d	Unit
Symbol	Faidin		Meas		Min.	Тур.	Max.	Unit
ICC	Power Supply Current (VCC1=4.0V to 5.5V)	In single-chip mode, the output pins are open and	Flash Memory	f(BCLK)=25MHz, No division, PLL operation		20	30	mA
		other pins are VSS		125 kHz On-chip oscillation, No division, FMR22=1		450		μΑ
			Flash Memory Program	f(BCLK)=10MHz, VCC1=5.0V		20		mA
			Flash Memory Erase	f(BCLK)=10MHz, VCC1=5.0V		30		mA
			Flash Memory	f(BCLK)=32kHz Low power dissipation mode, RAM ⁽³⁾		45		μA
				f(BCLK)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾ FMR22=FMR23=1		200		μA
				125 kHz On-chip oscillation, Wait mode		20		μA
				f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability High		11.0		μA
				f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability Low		6.0		μΑ
				Stop mode Topr =25°C		1.8		μΑ
Idet2	Low Voltage Detection Di	ssipation Current (4)		•		3.0		μA
Idet0	Reset Area Detection Dis	sipation Current (4)				6.0		μA

Table 23.10 Electrical Characteristics (2) ⁽¹⁾

Notes:

1. Referenced to VCC1=VCC2=4.2 to 5.5V, VSS = 0V at Topr = -20 to 85°C/-40 to 85°C, f(BCLK)=25MHz unless otherwise specified.

2. With one timer operated using fC32.

3. This indicates the memory in which the program to be executed exists.

4. Idet is dissipation current when the following bit is set to "1" (detection circuit enabled).

Idet2: VC27 bit in the VCR2 register Idet0: VC25 bit in the VCR2 register

Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C/-40 to 85° C unless otherwise specified)

Table 23.11 External Clock Input (XIN input) ⁽¹⁾

Symbol	Parameter	Stan	Unit	
Symbol	Falametei	Min.	Max.	Offic
tc	External Clock Input Cycle Time	50		ns
tw(H)	External Clock Input HIGH Pulse Width	20		ns
tw(L)	External Clock Input LOW Pulse Width	20		ns
tr	External Clock Rise Time		9	ns
tf	External Clock Fall Time		9	ns

Note:

1. The condition is VCC1=VCC2=3.0 to 5.0V.

Table 23.12 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Stan	dard	- Unit
	Farameter	Min.	Max.	
tac1(RD-DB)	Data Input Access Time (for setting with no wait)		(NOTE 1)	ns
tac2(RD-DB)	Data Input Access Time (for setting with wait)		(NOTE 2)	ns
tac3(RD-DB)	Data Input Access Time (when accessing multiplex bus area)		(NOTE 3)	ns
tsu(DB-RD)	Data Input Setup Time	40		ns
tsu(RDY-BCLK)	RDY Input Setup Time	30		ns
tsu(HOLD-BCLK)	HOLD Input Setup Time	40		ns
th(RD-DB)	Data Input Hold Time	0		ns
th(BCLK-RDY)	RDY Input Hold Time	0		ns
th(BCLK-HOLD)	HOLD Input Hold Time	0		ns

Notes:

1. Calculated according to the BCLK frequency as follows:

2. Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5)x10^9}{f(BCLK)} - 45[ns]$ n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting.

3. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)x10^9}{f(BCLK)} - 45[ns]$$
 n is "2" for 2-wait setting, "3" for 3-wait setting.

Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C/-40 to 85° C unless otherwise specified)

Table 23.13 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Unit
	i alameter	Min.	Max.	
tc(TA)	TAilN Input Cycle Time	100		ns
tw(TAH)	TAiIN Input HIGH Pulse Width	40		ns
tw(TAL)	TAIIN Input LOW Pulse Width	40		ns

Table 23.14 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	dard	Unit
	i alameter	Min.	Max.	
tc(TA)	TAiIN Input Cycle Time	400		ns
tw(TAH)	TAiIN Input HIGH Pulse Width	200		ns
tw(TAL)	TAIIN Input LOW Pulse Width	200		ns

Table 23.15 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	dard Max.	Unit
	i arameter	Min.	Max.	
tc(TA)	TAIIN Input Cycle Time	200		ns
tw(TAH)	TAIIN Input HIGH Pulse Width	100		ns
tw(TAL)	TAIIN Input LOW Pulse Width	100		ns

Table 23.16 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Standard		Llnit
	i alameter	Min.	Max.	– Unit ns ns
tw(TAH)	TAIIN Input HIGH Pulse Width	100		ns
tw(TAL)	TAilN Input LOW Pulse Width	100		ns

Table 23.17 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Unit ns ns
	T arameter	Min.	Max.	
tc(TA)	TAiIN Input Cycle Time	800		ns
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	200		ns
tsu(TAOUT-TAIN)	TAilN Input Setup Time	200		ns

Timing Requirements

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C/-40 to 85° C unless otherwise specified)

Table 23.18 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Unit
	Falanelei	Min.	Max.	Onit
tc(TB)	TBiIN Input Cycle Time (counted on one edge)	100		ns
tw(TBH)	TBIIN Input HIGH Pulse Width (counted on one edge)	40		ns
tw(TBL)	TBiIN Input LOW Pulse Width (counted on one edge)	40		ns
tc(TB)	TBiIN Input Cycle Time (counted on both edges)	200		ns
tw(TBH)	TBiIN Input HIGH Pulse Width (counted on both edges)	80		ns
tw(TBL)	TBiIN Input LOW Pulse Width (counted on both edges)	80		ns

Table 23.19 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Stan	dard	Unit ns ns ns
		Min.	Max.	
tc(TB)	TBiIN Input Cycle Time	400		ns
tw(TBH)	TBiIN Input HIGH Pulse Width	200		ns
tw(TBL)	TBIIN Input LOW Pulse Width	200		ns

Table 23.20 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	dard	Lloit
		Min.	Max.	Unit ns ns
tc(TB)	TBilN Input Cycle Time	400		ns
tw(TBH)	TBiIN Input HIGH Pulse Width	200		ns
tw(TBL)	TBiIN Input LOW Pulse Width	200		ns

Table 23.21 A/D Trigger Input

Symbol	Parameter	Stan	dard	Unit
Symbol	Falantelei	Min.	Max.	Onit
tc(AD)	ADTRG Input Cycle Time	1000		ns
tw(ADL)	ADTRG input LOW Pulse Width	125		ns

Table 23.22 Serial Interface

Symbol	Parameter	Stan	dard	Unit ns ns
Symbol	Falanetei	Min.	Max.	Offic
tc(CK)	CLKi Input Cycle Time	200		ns
tw(CKH)	CLKi Input HIGH Pulse Width	100		ns
tw(CKL)	CLKi Input LOW Pulse Width	100		ns
td(C-Q)	TXDi Output Delay Time		80	ns
th(C-Q)	TXDi Hold Time	0		ns
tsu(D-C)	RXDi Input Setup Time	70		ns
th(C-D)	RXDi Input Hold Time	90		ns

Table 23.23 External Interrupt INTi Input

Symbol	Parameter	Stan	dard	Unit ns ns
	Falameter	Min.	Max.	
tw(INH)	INTi Input HIGH Pulse Width	250		ns
tw(INL)	INTi Input LOW Pulse Width	250		ns

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C/-40 to 85° C unless otherwise specified)

Table 23.24 Memory Expansion and Microprocessor Modes (for setting with no wait)

Symbol	Parameter	Measuring	Stan	Standard	
Symbol	Falanielei	Condition	Min.	Max.	Unit
td(BCLK-AD)	Address Output Delay Time			25	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		2		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns
td(BCLK-CS)	Chip Select Output Delay Time			25	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		2		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			15	ns
th(BCLK-ALE)	ALE Signal Output Hold Time		-4		ns
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 23.2		25	ns
th(BCLK-RD)	RD Signal Output Hold Time		0		ns
td(BCLK-WR)	WR Signal Output Delay Time			25	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) (3)		2		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR) (3)		(NOTE 2)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns

Notes:

1. Calculated according to the BCLK frequency as follows:

 $\frac{0.5 \times 10^9}{f(BCLK)} - 40[ns] \qquad f(BCLK) \text{ is } 12.5 \text{MHz or less.}$

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 10[ns]$$

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-down) resistance value. Hold time of data bus is expressed in $t = -CR \times In (1-VOL / VCC2)$ by a circuit of the right figure. For example, when VOL = 0.2VCC2, C = 30pF, R = 1k Ω , hold time of output "L" level is $t = -30pF \times 1k \Omega \times In(1-0.2VCC2 / VCC2)$ = 6.7ns.





Figure 23.2 Ports P0 to P14 Measurement Circuit

Switching Characteristics (VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85°C/-40 to 85°C unless otherwise specified)

Table 23.25 Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting and external area access)

Ci wash al	Parameter	Measuring	Standard		Linit
Symbol	Parameter	Condition	Min.	Max.	Unit
td(BCLK-AD)	Address Output Delay Time			25	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		2		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns
td(BCLK-CS)	Chip Select Output Delay Time			25	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		2		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			15	ns
th(BCLK-ALE)	ALE Signal Output Hold Time		-4		ns
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 23.2		25	ns
th(BCLK-RD)	RD Signal Output Hold Time	Figure 23.2	0		ns
td(BCLK-WR)	WR Signal Output Delay Time			25	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) ⁽³⁾		2		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR) ⁽³⁾		(NOTE 2)		ns
td(BCLK-HLDA)	HLDA Output Delay Time	1		40	ns

Notes:

Calculated according to the BCLK frequency as follows: 1.

n is "1" for 1-wait setting, "2" for 2-wait setting

 $\frac{(n-0.5)x10}{10} - 40[ns]$ and "3" for 3-wait setting.

When n=1, (BCLK) is 12.5MHz or less.

2. Calculated according to the BCLK frequency as follows:

3. This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pullup (pull-down) resistance value. Hold time of data bus is expressed in $t = -CR X \ln (1 - VOL / VCC2)$ by a circuit of the right figure. For example, when VOL = 0.2VCC2, C = 30pF, R = $1k\Omega$, hold time of output "L" level is $t = -30 pF X 1 k\Omega X ln(1-0.2VCC2 / VCC2)$ = 6.7ns.



Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C/-40 to 85° C unless otherwise specified)

Table 23.26	Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting, external area
	access and multiplex bus selection) ⁽⁵⁾

Symbol	Parameter	Measuring	Standard		Unit
Symbol	Farameter	Condition		Max.	Unit
td(BCLK-AD)	Address Output Delay Time			25	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		2		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		(NOTE 1)		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 1)		ns
td(BCLK-CS)	Chip Select Output Delay Time			25	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		2		ns
th(RD-CS)	Chip Select Output Hold Time (in relation to RD)		(NOTE 1)		ns
th(WR-CS)	Chip Select Output Hold Time (in relation to WR)		(NOTE 1)		ns
td(BCLK-RD)	RD Signal Output Delay Time			25	ns
th(BCLK-RD)	RD Signal Output Hold Time		0		ns
td(BCLK-WR)	WR Signal Output Delay Time			25	ns
th(BCLK-WR)	WR Signal Output Hold Time	See	0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)	Figure 23.2		40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK)		2		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 2)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR)		(NOTE 1)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns
td(BCLK-ALE)	ALE Signal Output Delay Time (in relation to BCLK)			15	ns
th(BCLK-ALE)	ALE Signal Output Hold Time (in relation to BCLK)		-4		ns
td(AD-ALE)	ALE Signal Output Delay Time (in relation to Address)		(NOTE 3)		ns
th(AD-ALE)	ALE Signal Output Hold Time (in relation to Address)		(NOTE 4)		ns
td(AD-RD)	RD Signal Output Delay From the End of Address	1	0		ns
td(AD-WR)	WR Signal Output Delay From the End of Address		0		ns
tdz(RD-AD)	Address Output Floating Start Time			8	ns

Notes:

1. Calculated according to the BCLK frequency as follows:

2. Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5)x10^9}{f(BCLK)} - 40[ns]$ n is "2" for 2-wait setting, "3" for 3-wait setting.

3. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 25[ns]$$

4. Calculated according to the BCLK frequency as follows:

5. When using multiplex bus, set f(BCLK) 12.5MHz or less.





Figure 23.3 Timing Diagram (1)









Figure 23.6 **Timing Diagram (4)**













Symbol		Parameter		Magguring Condition	St	Unit		
Symbol		Falameter		Measuring Condition	Min.	Тур.	Max.	Unit
VOH	HIGH Out- put Voltage	P6_0 to P6_7, P7_2 to F P8_6, P8_7, P9_0 to P9		IOH=-1mA	VCC1- 0.5		VCC1	V
		P0_0 to P0_7, P1_0 to F P3_0 to P3_7, P4_0 to F		IOH=-1mA ⁽²⁾	VCC2- 0.5		VCC2	
VOH	HIGH Outpu	t Voltage XOUT	HIGHPOWER	IOH=-0.1mA	VCC1- 0.5		VCC1	V
			LOWPOWER	IOH=50μA	VCC1- 0.5		VCC1	
	HIGH Outpu	t Voltage XCOUT	HIGHPOWER LOWPOWER	With no load applied With no load applied		2.6 2.2		V
VOL	LOW Out- put Voltage	P6_0 to P6_7, P7_0 to F P9_0 to P9_7, P10_0 to	P7_7, P8_0 to P8_7,	IOL=1mA		2.2	0.5	V
		P0_0 to P0_7, P1_0 to F P3_0 to P3_7, P4_0 to F		IOL=1mA ⁽²⁾			0.5	
VOL	LOW Output	t Voltage XOUT	HIGHPOWER	IOL=0.1mA			0.5	V
			LOWPOWER	IOL=50μA			0.5	
	LOW Output	t Voltage XCOUT	HIGHPOWER	With no load applied		0		V
			LOWPOWER	With no load applied		0		
VT+-VT-	Hysteresis	HOLD, RDY, TAOIN to TA TBOIN to TB5IN, INTO to ADTRG, CTS0 to CTS2, SCL0 to SCL2, SCL5 to SDA0 to SDA2, SDA5 to CLK0 to CLK7, TA0OUT KI0 to KI3, RXD0 to RX SIN3, SIN4	0 INT7, NMI, CTS5 to CTS7, SCL7, 0 SDA7, F to TA4OUT,		0.5		2.0	V
VT+-VT-	Hysteresis	RESET			0.5		2.0	V
IIH	HIGH Input Current	P0_0 to P0_7, P1_0 to F P3_0 to P3_7, P4_0 to F P6_0 to P6_7, P7_0 to F P9_0 to P9_7, P10_0 to XIN, RESET, CNVSS, B	P4_7, P5_0 to P5_7, P7_7, P8_0 to P8_7, P10_7,	VI=3V			4.0	μΑ
IIL	LOW Input Current	P0_0 to P0_7, P1_0 to F P3_0 to P3_7, P4_0 to F P6_0 to P6_7, P7_0 to F P9_0 to P9_7, P10_0 to XIN, RESET, CNVSS, B	P4_7, P5_0 to P5_7, P7_7, P8_0 to P8_7, P10_7,	VI=0V			-4.0	μΑ
RPUL- LUP	Pull-Up Resistance	P0_0 to P0_7, P1_0 to F P3_0 to P3_7, P4_0 to F P6_0 to P6_7, P7_2 to F P8_6, P8_7, P9_0 to P9	P4_7, P5_0 to P5_7, P7_7, P8_0 to P8_4,	VI=0V	50	80	150	kΩ
RfXIN	-	esistance XIN				3.0		MΩ
RfXCIN		esistance XCIN				30		MΩ
VRAM	RAM Retent	ion Voltage		At stop mode	1.8			V

Table 23.27 Electrical Characteristics (1) ⁽¹⁾

Notes:

- 1. Referenced to VCC1 = VCC2 = 2.7 to 3.3V, VSS = 0V at Topr = -20 to 85°C/-40 to 85°C, f(XIN)=25MHz unless otherwise specified.
- 2. VCC1 for the port P6 to P10 and VCC2 for the port P0 to P5.

Symbol	Parameter		Measuring Condition		Standard			Unit
	Faiai	netei			Min.	Тур.	Max.	Unit
	Power Supply Current (VCC1=2.7V to 3.6V)	In single-chip mode, the output pins are	Flash Memory	f(BCLK)=25MHz, No division		20	30	mA
		open and other pins are VSS		125 kHz On-chip oscillation, No division, FMR22=1		450		μΑ
			Flash Memory Program	f(BCLK)=10MHz, VCC1=3.0V		20		mA
			Flash Memory Erase	f(BCLK)=10MHz, VCC1=3.0V		30		mA
			Flash Memory	f(BCLK)=32kHz Low power dissipation mode, RAM ⁽³⁾		40		μΑ
	mode, Flash Mem	f(BCLK)=32kHz Low power dissipation mode, Flash Memory ⁽³⁾ FMR22=FMR23=1		200		μΑ		
				125 kHz On-chip oscillation, Wait mode		20		μΑ
				f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability High		7.0		μΑ
				f(BCLK)=32kHz Wait mode ⁽²⁾ , Oscillation capability Low		5.0		μΑ
				Stop mode Topr =25°C		1.8	4	μΑ
ldet2	Low Voltage Detection D	issipation Current (4)		•		3		μΑ
Idet0	Reset Area Detection Dis	ssipation Current (4)				6		μA

Table 23.28 Electrical Characteristics (2) ⁽¹⁾

Notes:

1. Referenced to VCC1=VCC2=2.7 to 3.3V, VSS = 0V at Topr = -20 to 85°C/-40 to 85°C, f(BCLK)=25MHz unless otherwise specified.

2. With one timer operated using fC32.

3. This indicates the memory in which the program to be executed exists.

4. Idet is dissipation current when the following bit is set to "1" (detection circuit enabled).

Idet2: VC27 bit in the VCR2 register Idet0: VC25 bit in the VCR2 register

Timing Requirements

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to 85° C/-40 to 85° C unless otherwise specified)

Table 23.29 External Clock Input (XIN input)⁽¹⁾

Symbol	Parameter	Stan	Unit	
		Min.	Max.	Onit
tc	External Clock Input Cycle Time	50		ns
tw(H)	External Clock Input HIGH Pulse Width	20		ns
tw(L)	External Clock Input LOW Pulse Width	20		ns
tr	External Clock Rise Time		9	ns
tf	External Clock Fall Time		9	ns

Note:

1. The condition is VCC1=VCC2=2.7 to 3.0V.

Table 23.30 Memory Expansion Mode and Microprocessor Mode

Symbol	Parameter	Stan	Unit	
Symbol	Falameter	Min.	Max.	Unit
tac1(RD-DB)	Data Input Access Time (for setting with no wait)		(NOTE 1)	ns
tac2(RD-DB)	Data Input Access Time (for setting with wait)		(NOTE 2)	ns
tac3(RD-DB)	Data Input Access Time (when accessing multiplex bus area)		(NOTE 3)	ns
tsu(DB-RD)	Data Input Setup Time	50		ns
tsu(RDY-BCLK)	RDY Input Setup Time	40		ns
tsu(HOLD-BCLK)	HOLD Input Setup Time	50		ns
th(RD-DB)	Data Input Hold Time	0		ns
th(BCLK-RDY)	RDY Input Hold Time	0		ns
th(BCLK-HOLD)	HOLD Input Hold Time	0		ns

Notes:

1. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 60[ns]$$

2. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)x10^9}{f(BCLK)} - 60[ns]$$
 n is "2" for 1-wait setting, "3" for 2-wait setting and "4" for 3-wait setting

3. Calculated according to the BCLK frequency as follows:

$$\frac{(n-0.5)x10^9}{f(BCLK)} - 60[ns]$$
 n is "2" for 2-wait setting, "3" for 3-wait setting.

Timing Requirements

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to 85° C/-40 to 85° C unless otherwise specified)

Table 23.31 Timer A Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	Unit	
	i alameter	Min.	Max.	Offic
tc(TA)	TAiIN Input Cycle Time	150		ns
tw(TAH)	TAiIN Input HIGH Pulse Width	60		ns
tw(TAL)	TAIIN Input LOW Pulse Width	60		ns

Table 23.32 Timer A Input (Gating Input in Timer Mode)

Symbol	Parameter	Stan	Unit	
	i alameter	Min.	Max.	Offic
tc(TA)	TAiIN Input Cycle Time	600		ns
tw(TAH)	TAiIN Input HIGH Pulse Width	300		ns
tw(TAL)	TAIIN Input LOW Pulse Width	300		ns

Table 23.33 Timer A Input (External Trigger Input in One-shot Timer Mode)

Symbol	Parameter	Stan	Unit	
	i didineter	Min.	Max.	Offic
tc(TA)	TAIIN Input Cycle Time	300		ns
tw(TAH)	TAIIN Input HIGH Pulse Width	150		ns
tw(TAL)	TAIIN Input LOW Pulse Width	150		ns

Table 23.34 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)

Symbol	Parameter	Stan	Unit	
	i alameter	Min.	Max.	Onit
tw(TAH)	TAIIN Input HIGH Pulse Width	150		ns
tw(TAL)	TAIIN Input LOW Pulse Width	150		ns

Table 23.35 Timer A Input (Two-phase Pulse Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Lloit
	T arameter	Min.	Max.	Unit μs
tc(TA)	TAilN Input Cycle Time	2		μs
tsu(TAIN-TAOUT)	TAiOUT Input Setup Time	500		ns
tsu(TAOUT-TAIN)	TAilN Input Setup Time	500		ns

Timing Requirements

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to 85° C/-40 to 85° C unless otherwise specified)

Table 23.36 Timer B Input (Counter Input in Event Counter Mode)

Symbol	Parameter	Stan	dard	Unit
	Falanielei	Min.	Max.	Unit
tc(TB)	TBiIN Input Cycle Time (counted on one edge)	150		ns
tw(TBH)	TBiIN Input HIGH Pulse Width (counted on one edge)	60		ns
tw(TBL)	TBiIN Input LOW Pulse Width (counted on one edge)	60		ns
tc(TB)	TBiIN Input Cycle Time (counted on both edges)	300		ns
tw(TBH)	TBiIN Input HIGH Pulse Width (counted on both edges)	120		ns
tw(TBL)	TBiIN Input LOW Pulse Width (counted on both edges)	120		ns

Table 23.37 Timer B Input (Pulse Period Measurement Mode)

Symbol	Parameter	Standard		Unit	
	Falanelei	Min.	Max.	Offic	
tc(TB)	TBilN Input Cycle Time	600		ns	
tw(TBH)	TBIIN Input HIGH Pulse Width	300		ns	
tw(TBL)	TBilN Input LOW Pulse Width	300		ns	

Table 23.38 Timer B Input (Pulse Width Measurement Mode)

Symbol	Parameter	Stan	dard	Unit
	Falanetei	Min.	Max.	Onit
tc(TB)	TBilN Input Cycle Time	600		ns
tw(TBH)	TBIIN Input HIGH Pulse Width	300		ns
tw(TBL)	TBIIN Input LOW Pulse Width	300		ns

Table 23.39 A/D Trigger Input

Symbol	Parameter	Stan	dard	Unit
	Falanetei	Min.	Max.	
tc(AD)	ADTRG Input Cycle Time	1500		ns
tw(ADL)	ADTRG Input LOW Pulse Width	200		ns

Table 23.40 Serial Interface

Symbol	Parameter	Standard		Unit	
Symbol	Falameter	Min.	Min. Max.	Offic	
tc(CK)	CLKi Input Cycle Time	300		ns	
tw(CKH)	CLKi Input HIGH Pulse Width	150		ns	
tw(CKL)	CLKi Input LOW Pulse Width	150		ns	
td(C-Q)	TXDi Output Delay Time		160	ns	
th(C-Q)	TXDi Hold Time	0		ns	
tsu(D-C)	RXDi Input Setup Time	100		ns	
th(C-D)	RXDi Input Hold Time	90		ns	

Table 23.41 External Interrupt INTi Input

Symbol	Parameter	Stan	dard	Unit
	i didificter	Min.	Min. Max.	Offic
tw(INH)	INTi Input HIGH Pulse Width	380		ns
tw(INL)	INTi Input LOW Pulse Width	380		ns

Switching Characteristics

(VCC1 = VCC2 = 3V, VSS = 0V, at Topr = -20 to 85° C/-40 to 85° C unless otherwise specified)

Table 23.42 Memory Expansion and Microprocessor Modes (for setting with no wait)

Cumb al	Parameter	Measuring	Standard		Unit
Symbol	Parameter	Condition	Min.	Max.	Unit
td(BCLK-AD)	Address Output Delay Time			30	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		2		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns
td(BCLK-CS)	Chip Select Output Delay Time			30	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		2		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			25	ns
th(BCLK-ALE)	ALE Signal Output Hold Time		-4		ns
td(BCLK-RD)	RD Signal Output Delay Time	See Figure 23.12		30	ns
th(BCLK-RD)	RD Signal Output Hold Time	Tigure 20.12	0		ns
td(BCLK-WR)	WR Signal Output Delay Time			30	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) (3)		2		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR) (3)		(NOTE 2)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns

Notes:

1. Calculated according to the BCLK frequency as follows:

 $\frac{0.5x10^9}{f(BCLK)} = 40[ns] f$ (BCLK) is 12.5MHz or less.

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5x10^9}{f(BCLK)} - 10[ns]$$

This standard value shows the timing when the output is off, and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pull-up (pull-

down) resistance value.

Hold time of data bus is expressed in

t= -CR X In (1-VOL / VCC2)

by a circuit of the right figure.

For example, when VOL = 0.2VCC2, C = 30pF, R = 1k\Omega,

hold time of output "L" level is

t = -30pF X 1k Ω X In(1-0.2VCC2 / VCC2)

= 6.7ns.





Figure 23.12 Ports P0 to P14 Measurement Circuit

Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85°C/-40 to 85°C unless otherwise specified)

Table 23.43	Memory Expansion and Microprocessor Modes	(for 1- to 3-\	wait setting and ex	ternal
	area access)			

Symbol	Dorometer	Measuring	Stan	dard	Linit
Symbol	Parameter	Condition	Min.	Max.	Unit
td(BCLK-AD)	Address Output Delay Time			30	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		2		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		0		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 2)		ns
td(BCLK-CS)	Chip Select Output Delay Time			30	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		2		ns
td(BCLK-ALE)	ALE Signal Output Delay Time			25	ns
th(BCLK-ALE)	ALE Signal Output Hold Time		-4		ns
td(BCLK-RD)	RD Signal Output Delay Time	See		30	ns
th(BCLK-RD)	RD Signal Output Hold Time	Figure 23.12	0		ns
td(BCLK-WR)	WR Signal Output Delay Time			30	ns
th(BCLK-WR)	WR Signal Output Hold Time		0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)			40	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK) ⁽³⁾		2		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 1)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR) ⁽³⁾		(NOTE 2)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns

Notes:

1. Calculated according to the BCLK frequency as follows:

 $\frac{(n-0.5)x10^9}{f(BCLK)} - 40[ns] \qquad \begin{array}{l} n \text{ is "1" for 1-wait setting,} \\ and "3" for 3-wait setting. \end{array}$ n is "1" for 1-wait setting, "2" for 2-wait setting

When n = 1, (BCLK) is 12.5MHz or less.

2. Calculated according to the BCLK frequency as follows:

This standard value shows the timing when the output is off, 3. and does not show hold time of data bus. Hold time of data bus varies with capacitor volume and pullup (pull-down) resistance value. Hold time of data bus is expressed in t=-CR X In (1-VOL / VCC2) by a circuit of the right figure. For example, when VOL = 0.2VCC2, C = 30pF, R = $1k\Omega$, hold time of output "L" level is $t = -30 pF X 1 k\Omega X In(1-0.2 VCC2 / VCC2)$ = 6.7ns.



Switching Characteristics

(VCC1 = VCC2 = 5V, VSS = 0V, at Topr = -20 to 85° C/-40 to 85° C unless otherwise specified)

Table 23.44	Memory Expansion and Microprocessor Modes (for 1- to 3-wait setting, external area
	access and multiplex bus selection) ⁽⁵⁾

Symbol	Parameter	Measuring	Stan	dard	Unit
Symbol	Farameter	Condition	Min.	Max.	Unit
td(BCLK-AD)	Address Output Delay Time			50	ns
th(BCLK-AD)	Address Output Hold Time (in relation to BCLK)		2		ns
th(RD-AD)	Address Output Hold Time (in relation to RD)		(NOTE 1)		ns
th(WR-AD)	Address Output Hold Time (in relation to WR)		(NOTE 1)		ns
td(BCLK-CS)	Chip Select Output Delay Time			50	ns
th(BCLK-CS)	Chip Select Output Hold Time (in relation to BCLK)		2		ns
th(RD-CS)	Chip Select Output Hold Time (in relation to RD)		(NOTE 1)		ns
th(WR-CS)	Chip Select Output Hold Time (in relation to WR)		(NOTE 1)		ns
td(BCLK-RD)	RD Signal Output Delay Time			40	ns
th(BCLK-RD)	RD Signal Output Hold Time		0		ns
td(BCLK-WR)	WR Signal Output Delay Time			40	ns
th(BCLK-WR)	WR Signal Output Hold Time	See	0		ns
td(BCLK-DB)	Data Output Delay Time (in relation to BCLK)	Figure 23.12		50	ns
th(BCLK-DB)	Data Output Hold Time (in relation to BCLK)		2		ns
td(DB-WR)	Data Output Delay Time (in relation to WR)		(NOTE 2)		ns
th(WR-DB)	Data Output Hold Time (in relation to WR)		(NOTE 1)		ns
td(BCLK-HLDA)	HLDA Output Delay Time			40	ns
td(BCLK-ALE)	ALE Signal Output Delay Time (in relation to BCLK)			25	ns
th(BCLK-ALE)	ALE Signal Output Hold Time (in relation to BCLK)		-4		ns
td(AD-ALE)	ALE Signal Output Delay Time (in relation to Address)		(NOTE 3)		ns
th(AD-ALE)	ALE Signal Output Hold Time (in relation to Address)		(NOTE 4)		ns
td(AD-RD)	RD Signal Output Delay From the End of Address	1	0		ns
td(AD-WR)	WR Signal Output Delay From the End of Address	1	0		ns
tdz(RD-AD)	Address Output Floating Start Time			8	ns

Notes:

1. Calculated according to the BCLK frequency as follows:

2. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)}$$
 - 50[ns] n is "2" for 2-wait setting, "3" for 3-wait setting.

3. Calculated according to the BCLK frequency as follows:

$$\frac{0.5 \times 10^9}{f(BCLK)} - 40[ns]$$

4. Calculated according to the BCLK frequency as follows:

5. When using multiplex bus, set f(BCLK) 12.5MHz or less.



Figure 23.13 Timing Diagram (1)



Figure 23.14 Timing Diagram (2)


Figure 23.15 Timing Diagram (3)



Figure 23.16 Timing Diagram (4)











24. Precautions

24.1 SFR

24.1.1 Register Settings

Table 24.1 lists Registers with Write-Only Bits. Set these registers with immediate values. When establishing a next value by altering the existing value, write the existing value to the RAM as well as to the register. Transfer the next value to the register after making changes in the RAM.

Register	Symbol	Address
Watchdog timer reset register	WDTR	037Dh
Watchdog timer start register	WDTS	037Eh
Timer A1-1 register	TA11	0303h to 0302h
Timer A2-1 register	TA21	0305h to 0304h
Timer A4-1 register	TA41	0307h to 0306h
Dead time timer	DTT	030Ch
Timer B2 interrupt generation frequency set counter	ICTB2	030Dh
SI/O3 bit rate register	S3BRG	0273h
SI/O4 bit rate register	S4BRG	0277h
UART0 bit rate register	U0BRG	0249h
UART1 bit rate register	U1BRG	0259h
UART2 bit rate register	U2BRG	0269h
UART5 bit rate register	U5BRG	0289h
UART6 bit rate register	U6BRG	0299h
UART7 bit rate register	U7BRG	02A9h
UART0 transmit buffer register	U0TB	024Bh to 024Ah
UART1 transmit buffer register	U1TB	025Bh to 025Ah
UART2 transmit buffer register	U2TB	026Bh to 026Ah
UART5 transmit buffer register	U5TB	028Bh to 028Ah
UART6 transmit buffer register	U6TB	029Bh to 029Ah
UART7 transmit buffer register	U7TB	02ABh to 02AAh
Timer A0 register	TA0	0327h to 0326h
Timer A1 register	TA1	0329h to 0328h
Timer A2 register	TA2	032Bh to 032Ah
Timer A3 register	TA3	032Dh to 032Ch
Timer A4 register	TA4	032Fh to 032Eh

Table 24.1 Registers with Write-Only Bits

24.2 Reset

24.2.1 VCC1

When supplying power to the microcomputer, the power supply voltage applied to the VCC1 pin must meet the conditions of SVCC.

Symbol	Parameter		Standard			
Symbol			Тур.	Max.	Unit	
SVcc	Power supply rising gradient (VCC1) (Voltage range 0 to 2)	0.05			V/ms	



Figure 24.1 Timing of SVcc

24.2.2 CNVSS

To start to operate in single-chip mode after reset, connect to VSS via resistor. The internal pull-up of the CNVSS pin is on immediately after hardware reset 1 or 2 is released in single-chip mode. Therefore, the CNVSS pin level becomes high for two cycles of fOCO-S maximum.

24.3 Bus

• When hardware reset 1 or brown-out reset is performed with "H" input on the CNVSS pin, contents of internal ROM cannot be read.

24.4 PLL Frequency Synthesizer

To use the PLL frequency synthesizer, stabilize supply voltage so that the standard of the power supply ripple is met.

Symbol Parameter				Standard		Unit
			Min.	Тур.	Max.	Unit
(ripple)	Power supply ripple allowable frequ	ency (VCC1)			10	kHz
VP-P (ripple)					0.5	V
amplitude voltage		(VCC1 = 3V)			0.3	V
VCC (∆V /∆T)	Power supply ripple rising / falling	(VCC1 = 5V)			0.3	V/ms
	gradient				0.3	V/ms
f (ripple) Power supply ripple allowable frequency (VCC1) Vp-p (ripple) Power supply ripple allowable amplitude voltage		f (ripple)			····•	 /р-р (ripple

Figure 24.2 Voltage Fluctuation Timing

24.5 Power Control

- When exiting stop mode by hardware reset 1, set the RESET pin to "L" until a main clock oscillation is stabilized.
- Set the MR0 bit in the TAiMR register (i = 0 to 4) to 0 (pulse is not output) to use the timer A to exit stop mode.
- After the WAIT instruction, insert at least four NOP instructions. When entering wait mode, the instruction queue reads ahead the instructions following WAIT, and depending on timing, some of these may execute before the microcomputer enters wait mode.

Program example when entering wait mode is shown below.

Program Example:	FSET I	•
	WAIT	;Enter wait mode
	NOP	;More than four NOP instructions
	NOP	
	NOP	
	NOP	

 When entering stop mode, insert a JMP.B instruction immediately after executing an instruction which sets the CM10 bit in the CM1 register to 1, and then insert at least four NOP instructions. When entering stop mode, the instruction queue reads ahead the instructions following the instruction which sets the CM10 bit to 1 (all clock stop), and some of these may execute before the microcomputer enters stop mode or before the interrupt routine for returning from stop mode.

Program example when entering stop mode

Program Example:		FSET BSET JMP.B	l 0, CM1 L2	; Enter stop mode ; Insert a JMP.B instruction
	L2:	NOP NOP NOP NOP		; More than four NOP instructions

• The CLKOUT pin outputs high in stop mode. Therefore, when the CLKOUT pin changes state from high to low and is immediately driven in stop mode, the low level width becomes short.



- Wait until the main clock oscillation stabilizes, before switching the clock source for the CPU clock to the main clock. Similarly, wait until the sub clock oscillates stably before switching the clock source for the CPU clock to the sub clock.
- Do not stop the externally-generated clock when the externally-generated clock is input to the XIN pin and the main clock is used as the clock source for the CPU clock.
- Suggestions to reduce power consumption Refer to the following descriptions when designing a system or programming.

Ports

The processor retains the state of each I/O port even when it goes to wait mode or to stop mode. A current flows in active output ports. A pass current flows to input ports in high-impedance state. When entering wait mode or stop mode, set non-used ports to input and stabilize the potential.

A/D converter

When A/D conversion is not performed, set the ADSTBY bit in the ADCON1 register to 0 (A/D operation stop). When A/D conversion is performed, start the A/D conversion at least 1 ϕ AD cycle or longer after setting the ADSTBY bit to 1 (A/D operation enabled).

D/A converter

When not performing D/A conversion, set the DAiE bit (i = 0, 1) in the DACON register to 0 (output inhibited) and the DAi register to 00h.

Stopping peripheral functions

Use the CM02 bit in the CM0 register to stop the unnecessary peripheral functions during wait mode.

Switching the oscillation-driving capacity

Set the driving capacity to "L" when oscillation is stable.

24.6 Protect

Set the PRC2 bit to 1 (write enabled) and then write to given SFR address, and the PRC2 bit will be cleared to 0 (write protected). Change the registers protected by the PRC2 bit in the next instruction after setting the PRC2 bit to 1. Make sure no interrupts or DMA transfers will occur between the instruction in which the PRC2 bit is set to 1 and the next instruction.

24.7 Interrupt

24.7.1 Reading address 00000h

Do not read the address 00000h in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 00000h during the interrupt sequence. At this time, the IR bit for the accepted interrupt is cleared to 0. If the address 00000h is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is cleared to 0. This factors a problem that the interrupt is canceled, or an unexpected interrupt request is generated.

24.7.2 SP Setting

Set any value in the SP (USP, ISP) before accepting an interrupt. The SP (USP, ISP) is cleared to 0000h after reset. Therefore, if an interrupt is accepted before setting any value in the SP (USP, ISP), the program may go out of control.

Especially when using the $\overline{\text{NMI}}$ interrupt, set a value in the ISP at the beginning of the program. Only for the first instruction after reset, all interrupts including the $\overline{\text{NMI}}$ interrupt are disabled.

24.7.3 NMI Interrupt

- The $\overline{\text{NMI}}$ interrupt cannot be disabled. If this interrupt is not used, set the PM24 bit in the PM2 register to 0 ($\overline{\text{NMI}}$ interrupt disabled).
- Stop mode cannot be entered into while input on the NMI pin is low because the CM10 bit in the CM1 register is fixed to 0.
- Do not enter wait mode while input on the $\overline{\text{NMI}}$ pin is low because the CPU clock remains active even though the CPU stops, and therefore, the current consumption in the chip does not drop. In this case, normal condition is restored by a subsequent interrupt generated.
- Set the low and high level durations of the input signal to the NMI pin to 2 CPU clock cycles + 300 ns or more.

24.7.4 Changing an Interrupt Generate Factor

If the interrupt generate factor is changed, the IR bit in the interrupt control register for the changed interrupt may inadvertently be set to 1 (interrupt requested). To use an interrupt, change the interrupt generate factor, and then be sure to clear the IR bit for that interrupt to 0 (interrupt not requested). Changing the interrupt generate factor referred to here means any act of changing the source, polarity or timing of the interrupt assigned to each software interrupt number. Therefore, if a mode change of any peripheral function involves changing the source, polarity or timing of an interrupt, be sure to clear the IR bit for that interrupt or timing of an interrupt, be sure to clear the IR bit for that interrupt to 0 (interrupt not requested) after making such changes. Refer to the description of each peripheral function for details about the interrupts from peripheral functions. Figure 24.3 shows the Procedure for Changing the Interrupt Generate Factor.



Figure 24.3 Procedure for Changing the Interrupt Generate Factor

24.7.5 INT Interrupt

- Either an "L" level of at least tw (INL) width or an "H" level of at least tw (INH) width is necessary for the signal input to pins INT0 through INT7 regardless of the CPU operation clock.
- If the POL bit in registers INT0IC to INT7IC, bits IFSR7 to IFSR0 in the IFSR register, or bits IFSR31 and IFSR30 in the IFSR3A register are changed, the IR bit may inadvertently set to 1 (interrupt requested). Be sure to clear the IR bit to 0 (interrupt not requested) after changing any of those register bits.

24.7.6 Rewriting the Interrupt Control Register

- (a) The interrupt control register for any interrupt should be modified in places where no requests for that interrupt may occur. Otherwise, disable the interrupt before rewriting the interrupt control register.
- (b) To rewrite the interrupt control register for any interrupt after disabling that interrupt, be careful with the instruction to be used.
 - Changing any bit other than the IR bit When interrupts corresponding to the register occur, the IR bit may not become 1 (interrupt requested) and the interrupts may be ignored. If this causes any troubles, use any of the following instructions to change registers. AND, OR, BCLR, or BSET.
 - Changing the IR bit Depending on the instruction used, the IR bit may not always be cleared to 0 (interrupt not requested). Therefore, be sure to use the MOV instruction to clear the IR bit.
- (c) When using the I flag to disable an interrupt, set the I flag while referring to the sample program fragments shown below. (Refer to (b) for details about rewriting the interrupt control registers in the sample program fragments.)

Examples 1 through 3 show how to prevent the I flag from being set to 1 (interrupt enabled) before the interrupt control register is rewritten, owing to the effects of the internal bus and the instruction queue buffer.

Example 1: Using the NOP instruction to keep the program waiting until the interrupt control register is modified

INT_SWITCH1:

FCLR AND.B NOP	l #00h, 0055h	; Disable interrupts. ; Set the TA0IC register to 00h. ;
NOP		
FSET	I	; Enable interrupts.

The number of the NOP instructions is as follows.

PM20 = 1 (1 wait) : 2, PM20 = 0 (2 waits) : 3, when using the HOLD function : 4.

Example 2: Using the dummy read to keep the FSET instruction waiting INT_SWITCH2.

FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Set the TA0IC register to 00h.
MOV.W	MEM, R0	; <u>Dummy read</u> .
FSET	I	; Enable interrupts.

Example 3: Using the POPC instruction to change the I flag

INT_SWITCH3:

PUSHC	FLG	
FCLR	I	; Disable interrupts.
AND.B	#00h, 0055h	; Set the TA0IC register to 00h.
POPC	FLG	; Enable interrupts.

24.7.7 Watchdog Timer Interrupt

Initialize the watchdog timer after the watchdog timer interrupt occurs.

24.8 DMAC

24.8.1 Write to the DMAE Bit in the DMiCON Register (i = 0 to 3)

When both of the conditions below are met, follow the steps below.

Conditions

- The DMAE bit is set to 1 (DMAi is in active state) again while it remains 1.
- A DMA request may occur simultaneously when the DMAE bit is being written.

Steps

- (1) Write a 1 to the DMAE bit and DMAS bit in the DMiCON register simultaneously ⁽¹⁾.
- (2) Make sure that the DMAi is in initial state $^{(2)}$ in a program.
 - If the DMAi is not in initial state, repeat the above steps.

Notes:

- 1. The DMAS bit remains unchanged even if a 1 is written. However, if a 0 is written to this bit, it is set to 0 (DMA not requested). In order to prevent the DMAS bit from being modified to 0, 1 should be written to the DMAS bit when 1 is written to the DMAE bit. In this way the state of the DMAS bit immediately before being written can be maintained.
- 2. Similarly, when writing to the DMAE bit with a read-modify-write instruction, 1 should be written to the DMAS bit in order to maintain a DMA request which is generated during execution.
- 3. Read the TCRi register to verify whether the DMAi is in initial state. If the read value is equal to a value which was written to the TCRi register before DMA transfer start, the DMAi is in initial state. (In the case a DMA request occurs after writing to the DMAE bit, the read value is a value written to the TCRi register minus one.) If the read value is a value in the middle of transfer, the DMAi is not in initial state.

24.8.2 DMAC Channel Priority

When a same DMA request source is selected for DMAC channels, the DMA transfer may not be executed in the priority order of DMA0>DMA1>DMA2>DMA3.

24.9 Timers

24.9.1 Timer A

24.9.1.1 Timer A (Timer Mode)

The timer is stopped after reset. Set the mode, count source, counter value, and others using registers TAiMR, TAi, TACS0 to TACS2, and TAPOFS before setting the TAiS bit in the TABSR register to 1 (count starts) (i = 0 to 4).

Always make sure registers TAiMR, TACS0 to TACS2, and TAPOFS are modified while the TAiS bit is 0 (count stops) regardless of whether after reset or not.

While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, if the counter is read at the same time it is reloaded, the value FFFFh is read. Also, if the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.

If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register = 1 (threephase output forcible cutoff by input on the \overline{SD} pin enabled), pins TA1OUT, TA2OUT, and TA4OUT go to high-impedance state.

24.9.1.2 Timer A (Event Counter Mode)

The timer is stopped after reset. Set the mode, count source, counter value, and others using the TAiMR register, the TAi register, the UDF register, bits TAZIE, TA0TGL, and TA0TGH in the ONSF register and the TRGSR register, and TAPOS register before setting the TAiS bit in the TABSR register to 1 (count starts) (i = 0 to 4).

Always make sure the TAiMR register, the UDF register, bits TAZIE, TA0TGL, and TA0TGH in the ONSF register, the TRGSR register, and TAPOFS register are modified while the TAiS bit is 0 (count stops) regardless of whether after reset or not.

While counting is in progress, the counter value can be read out at any time by reading the TAi register. However, while reloading, FFFFh can be read in underflow, and 0000h in overflow. When the counter is read before it starts counting after a value is set in the TAi register while not counting, the set value is read.

If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register = 1 (threephase output forcible cutoff by input on \overline{SD} pin enabled), pins TA1OUT, TA2OUT, and TA4OUT go to high-impedance state.

24.9.1.3 Timer A (One-Shot Timer Mode)

The timer is stopped after reset. Set the mode, count source, counter value, and others using the TAiMR register, the TAi register, bits TA0TGL and TA0TGH in the ONSF register, the TRGSR register, registers TACS0 to TACS2 and the TAPOFS register before setting the TAiS bit in the TABSR register to 1 (count starts) (i = 0 to 4).

Always make sure the TAiMR register, bits TA0TGL and TA0TGH in the ONSF register, the TRGSR register, registers TACS0 to TACS2, and the TAPOFS register are modified while the TAiS bit is 0 (count stops) regardless of whether after reset or not.

When setting the TAiS bit to 0 (count stops), the followings occur:

- A counter stops counting and a content of reload register is reloaded.
- The TAiOUT pin outputs "L" when the POFSi bit in the TAPOFS register is 0; outputs "H" when 1.
- After one cycle of the CPU clock, the IR bit in the TAiIC register is set to 1 (interrupt requested).

Output in one-shot timer mode synchronizes with a count source internally generated. When an external trigger is selected, one-and-half-cycle delay of a count source as maximum occurs between a trigger input to the TAIIN pin and output in one-shot timer mode.

The IR bit is set to 1 when timer operating mode is set with any of the following procedures:

- Select one-shot timer mode after reset.
- Change an operating mode from timer mode to one-shot timer mode.
- Change an operating mode from event counter mode to one-shot timer mode.

To use the Timer Ai interrupt (the IR bit), set the IR bit to 0 after the changes listed above are made.

When a trigger occurs while counting, a counter reloads the reload register to continue counting after generating a re-trigger and counting down once. To generate a trigger while counting, generate a second trigger between generating the previous trigger and operating longer than one cycle of a timer count source.

If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register = 1 (threephase output forcible cutoff by input on the \overline{SD} pin enabled), pins TA10UT, TA20UT, and TA40UT go to high-impedance state.

24.9.1.4 Timer A (Pulse Width Modulation Mode)

The timer is stopped after reset. Set the mode, count source, counter value, and others using the TAiMR register, the TAi register, bits TA0TGL and TA0TGH in the ONSF register, the TRGSR register, registers TACS0 to TACS2, and the TAPOF register before setting the TAiS bit in the TABSR register to 1 (count starts) (i = 0 to 4).

Always make sure the TAiMR register, bits TA0TGL and TA0TGH in the ONSF register, the TRGSR register, registers TACS0 to TACS2, and the TAPOFS register are modified while the TAiS bit is 0 (count stops) regardless of whether after reset or not.

The IR bit is set to 1 when setting a timer operating mode with any of the following procedures:

- Select PWM mode after reset.
- Change an operating mode from timer mode to PWM mode.
- Change an operating mode from event counter mode to PWM mode.

To use the timer Ai interrupt (IR bit), set the IR bit to 0 by program after the changes listed above are made.

When setting the TAiS register to 0 (count stops) during PWM pulse output, the following action occurs.

When the POFSi bit in the TAPOFS register is 0:

- Stop counting.
- When the TAiOUT pin is output "H," output level is set to "L" and the IR bit is set to 1.
- When the TAiOUT pin is output "L," both output level and the IR bit remains unchanged.

When the POFSi bit in the TAPOFS register is 1:

- Stop counting.
- When the TAiOUT pin is output "L," output level is set to "H" and the IR bit is set to 1.
- When the TAiOUT pin is output "H," both output level and the IR bit remains unchanged.

If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register = 1 (threephase output forcible cutoff by input on the \overline{SD} pin enabled), pins TA1OUT, TA2OUT, and TA4OUT go to high-impedance state.

24.9.2 Timer B

24.9.2.1 Timer B (Timer Mode)

The timer is stopped after reset. Set the mode, count source, counter value, and others using registers TBiMR, TBi, and TBCS0 to TBCS3 before setting the TBiS bit in the TABSR or the TBSR register to 1 (count starts) (i = 0 to 5).

Always make sure the TBiMR register and registers TBCS0 to TBCS3 are modified while the TBiS bit is 0 (count stops) regardless of whether after reset or not.

A value of a counter while counting, can be read in the TBi register at any time. FFFFh is read while reloading. If the counter is read before it starts counting after a value is set in the TBi register while not counting, the set value is read.

24.9.2.2 Timer B (Event Counter Mode)

The timer is stopped after reset. Set the mode, count source, counter value, and others using the TBiMR register and TBi register before setting the TBiS bit in the TABSR or the TBSR register to 1 (count starts) (i = 0 to 5).

Always make sure the TBiMR register is modified while the TBiS bit is 0 (count stops) regardless of whether after reset or not.

While counting is in progress, the counter value can be read out at any time by reading the TBi register. However, if this register is read at the same time the counter is reloaded, the read value is always FFFFh. If the TBi register is read after setting a value in it while not counting but before the counter starts counting, the read value is the value set in the register.

24.9.2.3 Timer B (Pulse Period / Pulse Width Measurement Mode)

The timer is stopped after reset. Set the mode, count source, etc. using the TBiMR register before setting the TBiS bit in the TABSR or the TBSR register to 1 (count starts) (i = 0 to 5).

Always make sure the TBiMR register and registers TBCS0 to TBCS3 are modified while the TBiS bit is 0 (count stops) regardless of whether after reset or not. To clear the MR3 bit to 0 by writing to the TBiMR register while the TBiS bit = 1 (count starts), be sure to write the same value as previously written to bits TMOD0, TMOD1, MR0, MR1, TCK0, and TCK1 and a 0 to bit 4.

The IR bit in the TBiIC register goes to 1 (interrupt requested) when an effective edge of a measurement pulse is input or Timer Bi is overflowed (i = 0 to 5). The factor of interrupt request can be determined by use of the MR3 bit in the TBiMR register within the interrupt routine.

If the source of interrupt cannot be identified by the MR3 bit such as when the measurement pulse input and a timer overflow occur at the same time, use another timer to count the number of times Timer B has overflowed.

Use the IR bit in the TBiIC register to detect only overflows. Use the MR3 bit only to determine the interrupt factor.

When a count is started and the first effective edge is input, an indeterminate value is transferred to the reload register. At this time, Timer Bi interrupt request is not generated.

A value of the counter is indeterminate after reset. If a count is started in this state, the MR3 bit may be set to 1 and Timer Bi interrupt request may be generated after a count start before an effective edge input. When a value is set to the TBi register while the TBiS bit is 0 (count stops), the same value is written to the counter.

For pulse width measurement, pulse widths are successively measured. Use program to check whether the measurement result is "H" level width or "L" level width.

24.10 Serial Interface

24.10.1 Clock Synchronous Serial I/O

24.10.1.1 Transmission / Reception

When the $\overline{\text{RTS}}$ function is used with an external clock, $\overline{\text{RTSi}}$ pin (i = 0 to 2, 5 to 7) outputs "L," which informs the transmitting side that the MCU is ready for a receive operation. The $\overline{\text{RTSi}}$ pin outputs "H" when a receive operation starts. Therefore, a transmit timing and receive timing can be synchronized by connecting the $\overline{\text{RTSi}}$ pin to the $\overline{\text{CTSi}}$ pin of the transmitting side. The $\overline{\text{RTS}}$ function is disabled when an internal clock is selected.

If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register = 1 (threephase output forcible cutoff by input on \overline{SD} pin enabled), the following pins go to high-impedance state:

P7_2/CLK2/TA1OUT/V, P7_3/CTS2/RTS2/TA1IN/V, P7_4/TA2OUT/W, P7_5/TA2IN/W, P8_0/ TA4OUT/RXD5/SCL5/U, P8_1/TA4IN/CTS5/RTS5/U

24.10.1.2 Transmission

If an external clock is selected, the following conditions must be met while the external clock is held "H" when the CKPOL bit in the UiC0 register (i = 0 to 2, 5 to 7) is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the serial clock), or while the external clock is held "L" when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the serial clock).

- The TE bit in the UiC1 register = 1 (transmission enabled)
- The TI bit in the UiC1 register = 0 (data present in the UiTB register)
- If $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTSi}}$ pin = "L"

24.10.1.3 Reception

In clock synchronous serial I/O mode, the shift clock is generated by activating a transmitter. Set the UARTi-associated registers for a transmit operation even if the MCU is used for receive operation only. Dummy data is output from the TXDi pin (i = 0 to 2, 5 to 7) while receiving.

When an internal clock is selected, the shift clock is generated by setting the TE bit in the UiC1 register to 1 (transmission enabled) and placing dummy data in the UiTB register. When an external clock is selected, set the TE bit to 1 (transmission enabled), place dummy data in the UiTB register, and input an external clock to the CLKi pin to generate the shift clock.

If data is received consecutively, an overrun error occurs when the RI bit in the UiC1 register is set to 1 (data present in the UiRB register) and the next receive data is received in the UARTi receive register. And then, the OER bit in the UiRB register is set to 1 (overrun error occurred). At this time, the UiRB register is undefined. If an overrun error occurs, the IR bit in the SiRIC register remains unchanged.

To receive data consecutively, set dummy data in the low-order byte in the UiTB register per each receive operation.

If an external clock is selected, the following conditions must be met while the external clock is held "H" when the CKPOL bit is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the serial clock), or while the external clock is held "L" when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the serial clock).

- The RE bit in the UiC1 register = 1 (reception enabled)
- The TE bit in the UiC1 register = 1 (transmission enabled)
- The TI bit in the UiC1 register = 0 (data present in the UiTB register)

24.10.2 UART (Clock Asynchronous Serial I/O) Mode

24.10.2.1 Transmission / Reception

When the $\overline{\text{RTS}}$ function is used with an external clock, $\overline{\text{RTSi}}$ pin (i = 0 to 2, 5 to 7) outputs "L," which informs the transmitting side that the MCU is ready for a receive operation. The $\overline{\text{RTSi}}$ pin outputs "H" when a receive operation starts. Therefore, a transmit timing and receive timing can be synchronized by connecting the $\overline{\text{RTSi}}$ pin to the $\overline{\text{CTSi}}$ pin of the transmitting side. The $\overline{\text{RTS}}$ function is disabled when an internal clock is selected.

If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register = 1 (threephase output forcible cutoff by input on \overline{SD} pin enabled), the following pins go to high-impedance state:

P7_2/CLK2/TA1OUT/V, P7_3/CTS2/RTS2/TA1IN/V, P7_4/TA2OUT/W, P7_5/TA2IN/W, P8_0/ TA4OUT/RXD5/SCL5/U, P8_1/TA4IN/CTS5/RTS5/U

24.10.2.2 Transmission

If an external clock is selected, the following conditions must be met while the external clock is held "H" when the CKPOL bit in the UiC0 register (i = 0 to 2, 5 to 7) is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the serial clock), or while the external clock is held "L" when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the serial clock).

• The TE bit in the UiC1 register = 1 (transmission enabled)

• The TI bit in the UiC1 register = 0 (data present in the UiTB register)

• If $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTSi}}$ pin = "L"

24.10.3 Special Mode 1 (I²C Mode)

24.10.3.1 Generating Conditions

When generating start, stop, and restart conditions, set the STSPSEL bit in the UiSMR4 register (i = 0 to 2, 5 to 7) to 0 and wait for more than half cycle of the transfer clock before setting each condition generation bit (STAREQ, RSTAREQ, and STPREQ) from 0 to 1.

24.10.3.2 UART5, UART7

When the bits SMD2 to SMD0 in the UiSMR register is set to "010b", the IICM bit in the UiSMR register is set to 1 and UART5 and UART7 is used in I²C mode, The SCLi pin level cannot be read properly. When using UART5 and UART7 in I²C mode, do not read the SCLi pin level. If it is nessesary to read the SCLi pin level, use UARTj (j = 0 to 2 and 6).

24.10.4 Special Mode 4 (SIM Mode)

A transmit interrupt request is generated by setting bits U2IRS and U2ERE in the U2C1 register to 1 (transmission completed) and 1 (error signal output), respectively. Therefore, when using SIM mode, make sure to clear the IR bit to 0 (interrupt not requested) after setting these bits.

24.10.5 SI/O3, SI/O4

The SOUTi default value which is set to the SOUTi pin by the SMi7 bit approximately 10 ns may be output when changing the SMi3 bit from 0 (I/O port) to 1 (SOUTi output and CLKi function) while the SMi2 bit in the SiC to 0 (SOUTi output) and the SMi6 bit is set to 1 (internal clock). And then the SOUTi pin is held high-impedance.

If the output level from the SOUTi pin is a problem when changing the SMi3 bit from 0 to 1, set the default value of the SOUTi pin by the SMi7 bit.

i = 3, 4

24.11 A/D Converter

Set registers ADCON0 (except bit 6), ADCON1, and ADCON2 when A/D conversion is stopped (before a trigger occurs). After A/D conversion is stopped, set the ADSTBY bit from 1 to 0.

When the ADSTBY bit in the ADCON1 register is changed from 0 (A/D operation stopped) to 1 (A/D operation enabled), wait for 1 ϕ AD cycle or longer to start A/D conversion.

To prevent noise-induced device malfunction or latchup, as well as to minimize conversion errors, insert capacitors between pins AVCC, VREF, analog input (ANi (i = 0 to 7), AN0_i, AN2_i), and AVSS. Similarly, insert a capacitor between pins VCC1 and VSS. Figure 24.4 shows an example connection of individual pin.

Make sure the port direction bits corresponding to the pins that are used as analog inputs are set to 0 (input mode).

When the TRG bit in the ADCON0 register = 1 (external trigger), make sure the port direction bit for the $\overline{\text{ADTRG}}$ pin is set to 0 (input mode).

When using key input interrupts, do not use any of the four pins AN4 to AN7 as analog inputs. (A key input interrupt request is generated when the A/D input voltage goes low.)

When changing an A/D operating mode, set bits CH2 to CH0 in the ADCON0 register and bits SCAN1 to SCAN0 in the ADCON1 register again to select analog input pins.





When A/D conversion is forcibly terminated by setting the ADST bit in the AD0CON0 register to 0 (A/D conversion stops) by program during A/D conversion, the A/D conversion result is undefined. The ADi register not performing A/D conversion may also be undefined. If the ADST bit is set to 0 by program during A/D conversion, do not use values obtained from any ADi registers.

The applied intermediate potential may cause more increase in power consumption to AN4 to AN7 than to other analog input pins (AN0 to AN3, AN0_0 to AN0_7, and AN2_0 to AN2_7) since AN4 to AN7 are used with KI0 to KI3.

When A/D conversion is stopped in one-shot mode or single sweep mode, the ADST bit in the ADCON0 register becomes 0 (A/D conversion stop). Also, when a trigger by $\overline{\text{ADTRG}}$ is selected, the ADST bit becomes 0. Therefore, set the ADST bit to 1 (A/D conversion start) by a program if there is a possibility that a trigger is input subsequently.

Connect the VREF pin to VCC1 pin. Because the VREF pin is connected to VCC1 pin inside, current flows if potential difference occurs between the pins.

When the ADi register is read before an A/D conversion completes, an undefined value is read. Therefore, read the ADi register after a conversion completes. The followings show measures to detect a completion of an A/D conversion.

In one shot mode or single sweep mode
After an A/D conversion the IR bit in the ADIC register becomes 1 (interrupt requested). Read the
ADi register after making sure the IR bit is 1.
When not using the A/D interrupt, set the IR bit to 0 (interrupt not requested) by a program after ADi register is read.

• In repeat mode, repeat sweep mode 0, or repeat sweep mode 1

The IR bit does not change. At first, read the ADi register after waiting for one conversion done (refer to **18.2** "**Conversion Rate**"). After that, when the ADi register is read at a desired timing, the data which was converted before the reading is read.

24.11.1 Repeat Mode, Repeat Sweep Mode 0, and Repeat Sweep Mode 1

In repeat mode, repeat sweep mode 0, and repeat sweep mode 1, when reading the ADi register (i = 0 to 7) during the period when the ADi register value is rewritten, the undefined value may be read. Read the ADi register for several times to determine whether the read value is valid. The period when the undefined value is read is for one cycle of fAD.



Figure 24.5 Period When the ADi Register Value is Rewritten

24.12 Programmable I/O Ports

If a low-level signal is applied to the \overline{SD} pin when the IVPCR1 bit in the TB2SC register = 1 (three-phase output forcible cutoff by input on the \overline{SD} pin enabled), pins P7_2 to P7_5 and P8_0 and P8_1 go to high-impedance state.

Setting the SM32 bit in the S3C register to 1 causes the P9_2 pin to go to high-impedance state. Similarly, setting the SM42 bit in the S4C register to 1 causes the P9_6 pin to go to high-impedance state.

24.13 Flash Memory Version

24.13.1 Functions to Inhibit Rewriting Flash Memory

ID codes are stored in addresses 0FFFDFh, 0FFFE3h, 0FFFEBh, 0FFFEFh, 0FFFF3h, 0FFFF7h, and 0FFFFBh. If wrong data are written to theses addresses, the flash memory cannot be read or written in standard serial I/O mode.

The ROMCP register is mapped in address 0FFFFh. If wrong data is written to this address, the flash memory cannot be read or written in parallel I/O mode.

In the flash memory version of microcomputer, these addresses are allocated to the vector addresses (H) of fixed vectors.

24.13.2 Stop Mode

When the microcomputer enters stop mode, execute the instruction which sets the CM10 bit in the CM1 register to 1 (stop mode) after setting the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and disabling the DMA transfer.

24.13.3 Wait Mode

When shifting to wait mode, set the FMR01 bit to 0 (CPU rewrite mode disabled) before executing the WAIT instruction.

24.13.4 Low Power Consumption Mode, On-Chip Oscillator Low Power Consumption Mode

If the CM05 bit in the CM0 register is set to 1 (main clock stop), do not execute the following commands.

- Program
- Block erase
- Lock bit program

24.13.5 Writing Command and Data

Write the command code and data at even addresses.

24.13.6 Program Command

Write xx41h in the first bus cycle and write data to the write address in the second bus cycle and third bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same even address as the write address specified in the second bus cycle and third bus cycle.

24.13.7 Lock Bit Program Command

Write xx77h in the first bus cycle and write xxD0h in the second bus cycle to the highest-order even address of a block, and the lock bit for the specified block is cleared to 0. Make sure then address value specified in the first bus cycle is the same highest-order block address that is specified in the second bus cycle.

24.13.8 Operation Speed

Before entering CPU rewrite mode (EW0 or EW1 mode), set the CM11 bit in the CM1 register to 0 (main clock), select 10 MHz or less for CPU clock using the CM06 bit in the CM0 register and bits CM17 and CM16 in the CM1 register. Also, set the PM17 bit in the PM1 register to 1 (with wait state).

24.13.9 Instructions Inhibited against Use

The following instructions cannot be used in EW0 mode because the flash memory internal data is referred: UND instruction, INTO instruction, JMPS instruction, JSRS instruction, and BRK instruction.

24.13.10 Interrupts

EW0 Mode

- Any interrupt which has a vector in the relocatable vector table can be used providing that its vector is transferred into the RAM area.
- The NMI and watchdog timer (oscillation stop, re-oscillation detect, and low voltage detect) interrupts can be used because registers FMR0 and FMR1 are initialized when one of those interrupts occurs. The jump addresses for those interrupt routines should be set in the fixed vector table.
- Because the rewrite operation stops when an NMI or watchdog timer (oscillation stop, re-oscillation detect, and low voltage detect) interrupt occurs, the rewrite program must be executed again after exiting the interrupt routine.
- The address match interrupt cannot be used because the flash memory internal data is referred.

EW1 Mode

- Make sure that any interrupt which has a vector in the relocatable vector table or address match interrupt will not be accepted during the auto program or auto erase period.
- Avoid using watchdog timer (oscillation stop, re-oscillation detect, and low voltage detect) interrupts.
- The NMI interrupt can be used because registers FMR0 and FMR1 are initialized when this interrupt occurs. The jump address for the interrupt routine should be set in the fixed vector table.
- Because the rewrite operation is halted when an NMI interrupt occurs, execute the rewrite program again after exiting the interrupt routine.

24.13.11 How to Access

To set the FMR01, FMR02, or FMR11 bit to 1, write 0 and then 1 in succession. Ensure that no interrupts or DMA transfers will occur before writing 1 after writing 0. Perform it when the $\overline{\text{NMI}}$ pin is "H" level if the PM24 bit is 1 ($\overline{\text{NMI}}$ interrupt enabled).
24.13.12 Writing

EW0 Mode

• If the power supply voltage drops while rewriting any block in which the rewrite control program is stored, the rewrite control program may not be correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, use standard serial I/O or parallel I/O mode.

EW1 Mode

- Avoid rewriting any block in which the rewrite control program is stored.
- When a software command is executed for another block on the flash memory, the software command may not be executed as expected. This may occur when RAM is written by the rewriting program which is executed in EW1 mode.

Example Program (When the program command is executed)

PRG_CMD:					
MOV.W	PRG_ADDR	,	A0	;	
MOV.W	PRG_ADDR+2	,	A1	;	
STE.W	#0041h	,	[A1A0]	;	Program command
STE.W	WR_DATA0	,	[A1A0]	;	The first word data to write
ADD.W	#4	,	PRG_ADDR	;	←Write to RAM (This is acknowledged as the second data to write)
MOV.W	PRG_ADDR	,	A0	;	
STE.W	WR_DATA1	,	[A1A0]	;	The second word data to write (Depending on the value of WR_DATA1, this may be acknowledged as next software command)
	:				
	:				

JMP PRG_CMD

*PRG_ADDR; RAM address (the executing command address to be stored.)

When rewriting flash memory, execute a rewriting program on the area other than flash memory such as RAM or external area in EW0 mode. When using EW1 mode, do not write to RAM in EW1 mode.

24.13.13 DMA transfer

In EW1 mode, make sure that no DMA transfers will occur while the FMR00 bit in the FMR0 register = 0 (during the auto program or auto erase period).

24.13.14 Programming / Erasing Endurance and Execution Time

As the number of programming / erasing times increases, so does the execution time for software commands (program, block erase, and lock bit program commands).

The software commands are stopped by hardware reset 1, brown-out reset, $\overline{\text{NMI}}$ interrupt, and watchdog timer (oscillation stop, re-oscillation detect, and low voltage detect) interrupt. If a software command is stopped by such reset or interrupt, erase the block in process before reexecuting the stopped command.

24.13.15 When Entering to Boot Mode

When applying high to the P5_0 pin, "L" to the P5_5 and high to the CNVSS pin while applying "L" to the $\overrightarrow{\text{RESET}}$ pin to enter boot mode, the following pins output an undefined signal for approximately 4 ns.

Also, when an input signal of the P8_5 pin becomes "L" from high while the RESET pin is applied low, the P5_0 pin is applied high, the P5_5 pin is applied low and the CNVSS pin is applied high, the P7_0 pin outputs an undefined signal for approximately 4 ns.

When connecting a serial programmer by using standard serial I/O mode 1 or 2, the conditions above may be met. Therefore, the following pins may output an undefined signal.

• Subject: P0_0 to P0_7, P1_0 to P1_7, P2_0, P4_4, P7_0

(The P7_0 pin outputs an undefined signal when the P8_5 pin becomes high to low)

The undefined output from the pins can be avoided by controlling timing of the pins as shown below. [To avoid the undefined output]

- (1) Operate the microcomputer in single-chip mode.
- (2) Apply high to the CNVSS pin, high to the P5_0 pin, low to P5_5 and high to the P8_5 pin in single-chip mode.
- (3) Apply low to the $\overline{\text{RESET}}$ pin and wait for 1/fOCO-S × 20 or more.
- (4) Apply high to the $\overline{\text{RESET}}$ pin.

Processor mo	н				
	ι		•	Wait for 20 cycles or more of fOCO-S	
CNVSS			/	•••••••••••••••••••••••••••••••••••••••	••••••
P5_0(CE)	H				
P5_5(EPM)	H			·····	
P8_5(NMI)	11				
		vels of the CNVSS, P5_0, P5_5 and			

Figure 24.6 Pin Control Timing

24.14 Noise

Connect a bypass capacitor (approximately 0.1 μ F) across pins VCC1 and VSS, and pins VCC2 and VSS using the shortest and thicker possible wiring. Figure 24.7 shows the Bypass Capacitor Connection.



Figure 24.7 Bypass Capacitor Connection

Appendix 1.Package Dimensions

The information on the latest package dimensions or packaging may be obtained from "Packages" on the Renesas Technology Website.





Appendix 2.Difference Between M16C/64 and M16C/62P

Table Appendix 2.1	Difference Between M16C/64 and M16C	62P (1)
Item	M16C/62P	M16C/64
Minimum instruction execution time:	41.7ns(f (BCLK)=24MHz, VCC1=3.0V to 5.5V) 100ns(f (BCLK)=10MHz, VCC1=2.7V to 5.5V)	40ns(f (BCLK)=25MHz, VCC1=2.7V to 5.5V)
I/O Port	I/O: 87 (N channel open-drain:2), Input port: 1	I/O: 88 (N channel open-drain:3)
Disabling function of key input interrupt, INT6, and INT7 in while using A/D converter	Not available	available
NMI	Enable after reset is canceled.	Disable after reset is canceled. Selectable valid mode with PM24 bit.
CNVSS	-	After reset is deserted, internal pull-up is valid maximum two cycles in 125kHz on-chip oscillator in single-chip mode.
CLKOUT	Retain status when entering stop mode.	Output "high" when entering stop mode
P8_2 to P8_4(INT0 to INT2)	Common to peripheral function and port input.	Divide peripheral function and port input. (same configuration as INT3 to INT7)
Handling of unused pins	VREF pin: connect the pin to VSS	VREF pin: connect the pin to VCC1
External Bus	-	The usable area has been changed due to placing SFR area (0D000h-0D7FFh) and program ROM 2 area and enhanced data flash area.
DMAC	2ch (25 sources)	4ch (43 sources)
Low-voltage detection	Vdet3	Vdet0 (the name is changed)
CIRCUIT	-	When using low-voltage detection circuit, be sure to set PM25 bit to 1: (clock supply enabled). (PM25 bit: New additional bit.)
Cold start-up/ warm start-up determine flag	Vdet0: unlinked	Vdet0: linked
Frequency of the On- chip oscillator	About 1MHz	About 125kHz
CPU clock source after reset is canceled	Main clock	125kHz on-chip oscillator clock
PLL frequency synthesizer	Multiplying factor: 2,4,6,8	Multiplying factor: 2,4,6,8 Main clock: undivided (through), 2 or 4 provides Before entering clock to PLL frequency synthesizer, make sure clock form is 2 MHz to 5 MHz.
	Multiplying factor modification; only 1time after reset	Multiplying factor modification; unlimited
SFR access wait (when CPU clock is over 16MHz)	2 waits	1wait
Protection of writing to registers	-	New protect bit 6 protects PRG2C register. Protect bit 3 protects VWOC register.

Table Appendix 2.1 Difference Between M16C/64 and M16C/62P (1)

Item	M16C/62P	M16C/64
A/D converter	Operation frequency: 3.3V:f AD = 10MHz(±5LSB)	Operation frequency: 3.0V:f AD =10MHz(±3LSB)
	5.0V: fAD = 12MHz(±3LSB)	3.3V:f AD = 16MHz (±3LSB)
	0.01.1712 - 12.01.12(20202)	5.0V:f AD = 25MHz(±3LSB)
	VREFCUT: Wait 1µs after connecting.	A/D Standby: Start in 1cycle after connecting.
	Selectable 10 bit or 8 bit conversion mode	Fixed 10 bit conversion mode
	Selectable with/without sample and hold function	Fixed sample and hold function
	Available external operational amplifier connection mode	No external operational amplifier connection mode
	Can be used when operating with 2.0V≤VREF≤VCC1	Be sure to use VCC1, AVCC, VREF with same power supply
	ADST bit when using external trigger: After A/ D conversion, ADST bit "1" is maintained.	ADST bit when using external trigger: After A/ D conversion, ADST bit becomes "0".
	The operation after writing "1" in ADST bit: ADST bit set to "1" shortly.	The operation after writing "1" in ADST bit: After the passage of dummy time period, ADST bit is set to "1".
Timer A, B	Operating clocks: • 1, 2, 8, or 32 in f1 clock • fc32	 Operating clocks: 1, 2, 8, 32, or 64 in f1 clock(one frequency circuit in timer A and B and Three-phase timer) fc32 On-chip oscillator (125kHz)
	Fixed PWM output level	PWM output level can be inverted
	Select up count or down count: Selectable with TAjOUT pin (j=0 to 4)	Select up count or down count: Not selectable with TAjout pin (j=0 to 4)
	Timer Bi register (i=0 to 5) in pulse measurement mode / pulse period measurement mode: disable to set the initial value	Timer Bi register (i=0 to 5) in pulse measurement mode / pulse period measurement mode: enable to set the initial value
	Timer B over-flow flag: disable to clear the flag while not counting.	Timer B overflow flag: enable to clear the flag while not counting
	Timer A2 to A4 two-phase pulse signal Processing select bit in up/down flag register is write enable only.	Timer A2 to A4 two-phase pulse signal Processing Select bit in up/down flag register is read and write enable.
Three-phase timer	Three-phase timer output cutoff: NMI pin\	Three-phase timer output cutoff: SD pin
Watchdog timer	Common to start and refresh register	Reset register and Start register are divided. Optional function select address (OFS1) enables select and protect count source.
Serial interface	UART3ch (UART 0 to 2)	UART6ch (UART 0 to 2,5 to 7)
UART	Operating clock: diveded by 1, 2, 8, or 32 in f1 clock	Operating clock: diveded by 1, 2, 8, or 32 (Each UART0 to UART2, UART5 to UART7 has one divider circuit)
SIO	Operating clock: diveded by 1, 2, 8, or 32 in f1 clock	Operating clock: diveded by 1, 2, 8, or 32 in f1 clock (one divider circuit belongs to SI/O3 and SI/ O4)
	SOUT output: high impedance	SOUT output: selectable "high impedance" and "last bit level hold" function.

Table Appendix 2.2 Difference Between M16C/64 and M16C/62P (2)

Item	M16C/62P	M16C/64
Interrupt	35 vectors	48 vectors
	6 external interrupts	8 external interrupts (add INT6, INT7)
	_	New interrupt source DMA2, DMA3, UART5, UART6, UART7, INT6, INT7
Flash memory	Block: (256 Kbytes version) • User area: 4K+4K+8K+8K+8K+32K+64K+64K+64K • Boot ROM area: 4K • Data area: 4K	Block: (256 Kbytes version) • Program ROM 1 area: 64K+64K+64K+64K • Program ROM 2 area: 16K • Data flash: 4K+4K
	-	Flash distinction register (FIDR) is deleted
	-	User ROM area select bit (FMR05) is deleted
	-	New data flash wait bit (FMR17) 1wait is required when connecting to data flash.
	Selectable protect option	Selectable protect option +watchdog timer count source selection mode and count source protection mode
	-	Available slow read mode
	-	Available low-current consumption mode
	-	Available user boot function
	-	Available forced erase function
	-	Available forced erase function
	Erase/write time • For all area: 100 times • Block 1, Block A: 10,000 times • The other blocks: 1,000 times	Erase/write time For all area:100 times
CPU rewrite mode	Program command: 40h Unit: 1 word	Program command: 41h Unit: 2 words
	-	Setting procedure of EW0, EW1 mode has been changed.
	Available all unlock block erase command	No all unlock block erase command
Power supply	Can be used when operating with VCC1≥VCC2≥2.7V	Be sure to use VCC1 and VCC2 with same current source. Note: Make sure to use VREF and AVCC with same current source, too.
Current consumption	14mA (VCC1=5V, f(BCLK)=24MHz) 8mA (VCC1=3V, f(BCLK)=10MHz) 1.8μA (VCC1=3V,f(XCIN)=32kHz, waite mode) 0.7μA (VCC1=3V, stop mode)	20mA (VCC1=5V, f(BCLK)=25MHz) 5.7μA (VCC1=3V, f(XCIN)=32kHz, waite mode) 3.0μA (VCC1=3V, stop mode)
Parallel programmer		Adapter for M16C/64 is required

Table Appendix 2.3	Difference Between	M16C/64 and M16C/62P (3)
---------------------------	--------------------	--------------------------

Note:

1. Please refer to the hardware manual for more information of the details and the electrical characteristics.

REGISTER INDEX

[A]

AD0 to AD7 235	5
ADCON0, ADCON1 234, 237, 239, 241, 243,	,
245	
ADCON2	5
ADIC 105	5
AIER 117	7
AIER2 117	7

[C]

L - J	
BCNIC	105, 106
СМО	76
CM1	77
CM2	
CPSRF	142, 157
CRCD	251
CRCIN	251
CSE	62
CSPR	120
CSR	55

[E]

D4INT	39
DA0, DA1	250
DACON	250
DAR0 to DAR3	129
DBR	67
DM0CON to DM3CON	128
DM0IC	106
DM0IC to DM3IC	105
DM0SL to DM3SL	125
DTT	170

[G]

FMR0	
FMR1	
FMR2	
FMR6	

[1]

ICTB2 17	0
IDB0, IDB1 17	0
IFSR 11	3
IFSR2A, IFSR3A 11	4
INTOIC to INT7IC 10	6

INVC0 1	68
INVC1 1	69

[K]

KUPIC1	05
--------	----

[0]

OFS1 120, 2	272
ONSF	141

[Q]

P0 to P10	
PCLKR	79
PCR	114, 262
PD0 to PD10	259
PM0	
PM1	49
PM2	79
PLC0	80
PRCR	
PRG2C	50
PUR0, PUR1	261
PUR2	

[S]

SORIC to S2RIC, S5RIC to S7RIC	105
S0TIC to S2TIC, S5TIC to S7TIC	105
S34C2	227
S3C, S4C	226
S3BRG, S4BRG	226
S3IC, S4IC	106
S3TRR, S4TRR	226
SAR0 to SAR3	129
RMAD0 to RMAD3	117
RSTFR	. 46

[U]

U0SMR4 to U2SMR4	186
U0TB to U2TB	180
U1BCNIC	106
U5C0 to U7C0	182
U5C1 to U7C1	
U5BCNICÅ`U7BCNIC	106
U5BRG to U7BRG	181
U5MR to U7MR	
U5RB to U7RB	
U5SMR to U7SMR	184
U5SMR2 to U7SMR2	185
U5SMR3 to U7SMR3	185
U5SMR4 to U7SMR4	
U5TB to U7TB	
TA0 to TA4	
TA0IC to TA4IC	
TAOMR to TA4MR 139, 144, 146, 151,	
TA1, TA2	
TA11	
TA1MR, TA2MR	
TA21	
TA2MR to TA4MR	
TA4	
TA41	
TA4MR	
TACS0, TACS1	
TACS2	
TABSR 140, 157,	
TAPOFS	
TB0 to TB5	
TBOIC to TB5IC	
TB0MR to TB5MR 156, 160, 162,	
TB2	
TB2MR	
TB2SC	
TBCS0 to TBCS3	
UCON	
TCR0 to TCR3	
TBSR	
UDF	
TRGSR 141,	172

[W]

VCR1	38
VCR2	38
WDTS	119
VW0C	40

Rev. Date Page Summary 0.51 Jun 06, 2007 - First Edition issued. 0.61 Jun 22, 2007 3 Table 1.2 Specifications (2) is partly revised. 0.62 Jul 04, 2007 17 3. Memory (including the figure) is partly revised. 0.62 Jul 04, 2007 17 3. Memory (including the figure) is partly revised. 75 Figure 5.1 Example Reset Circuit is partly revised. 51 7.3 Internal Memory is partly revised. 163 Figure 10.1 System Clock Generation Circuit is partly revised. 163 Figure 17.24 TBiMR Register in Pulse Period and Pulse Width N surement Mode is partly revised. 186 Table 17.1 Clock Synchronous Serial I/O Mode Specifications is revised. 220 Figure 17.33 Transmit and Receive Timing in SIM Mode is partly revised. 220 Figure 17.38 Registers S3C, S4C, S3BRG, S4BRG, S3TRR, an S4TRR is partly revised. 266 Table 19.2 One-Shot Mode Specifications is partly revised. 266 Table 19.4 Single Sweep Mode Specifications is partly revised. 267 Figure 19.9 Analog Input Pin and External Sensor Equivalent Ci 264 22.1 Memory Map is partly revised. 287 23.1.1 Boot Mode is partly revised. 287 265 <th>s partly y</th>	s partly y
0.61 Jun 22, 2007 3 Table 1.2 Specifications (2) is partly revised. 0.62 Jul 04, 2007 17 3. Memory (including the figure) is partly revised. 32 Figure 5.1 Example Reset Circuit is partly revised. 51 7.3 Internal Memory is partly revised. 75 Figure 10.1 System Clock Generation Circuit is partly revised. 163 Figure 15.24 TBiMR Register in Pulse Period and Pulse Width N surement Mode is partly revised. 186 186 Table 17.1 Clock Synchronous Serial I/O Mode Specifications is revised. 220 Figure 17.33 Transmit and Receive Timing in SIM Mode is partly revised. 231 Figure 17.38 Registers S3C, S4C, S3BRG, S4BRG, S3TRR, an S4TRR is partly revised. 246 Table 19.2 One-Shot Mode Specifications is partly revised. 256 Table 19.4 Single Sweep Mode Specifications is partly revised. 267 Figure 19.9 Analog Input Pin and External Sensor Equivalent Ci 26.4 287 23.1.1 Boot Mode is partly revised. 265 22.1.2 User Boot Function is added. 290 23.2.4 Standard Serial I/O Mode Disable Function is added. 290 23.2.4 Standard Serial I/O Mode Disable Function is added.	s partly y
4 Table 1.3 Product List is partly revised. 0.62 Jul 04, 2007 17 3. Memory (including the figure) is partly revised. 32 Figure 5.1 Example Reset Circuit is partly revised. 51 7.3 Internal Memory is partly revised. 51 7.3 Internal Memory is partly revised. 51 7.3 Internal Memory is partly revised. 163 Figure 10.1 System Clock Generation Circuit is partly revised. 163 Figure 15.24 TBiMR Register in Pulse Period and Pulse Width N surement Mode is partly revised. 186 Table 17.1 Clock Synchronous Serial I/O Mode Specifications is revised. 220 Figure 17.33 Transmit and Receive Timing in SIM Mode is partly revised. 224 Figure 17.38 Registers S3C, S4C, S3BRG, S4BRG, S3TRR, an S4TRR is partly revised. 256 Table 19.2 One-Shot Mode Specifications is partly revised. 260 Table 19.2 One-Shot Mode Specifications is partly revised. 264 22.1 Memory Map is partly revised. 267 Figure 19.9 Analog Input Pin and External Sensor Equivalent Cite 22.1 Memory Map is partly revised. 265 22.1.2 User Boot Function is added. 290 23.2.4 Standard Serial I/O Mode Disable Function is added. 267 22.2.2 ID Code Check Function is added.	s partly y
 0.62 Jul 04, 2007 17 3. Memory (including the figure) is partly revised. 32 Figure 5.1 Example Reset Circuit is partly revised. 51 7.3 Internal Memory is partly revised. 75 Figure 10.1 System Clock Generation Circuit is partly revised. 163 Figure 15.24 TBiMR Register in Pulse Period and Pulse Width N surement Mode is partly revised. 186 Table 17.1 Clock Synchronous Serial I/O Mode Specifications is revised. 220 Figure 17.33 Transmit and Receive Timing in SIM Mode is partly revised. 224 Figure 17.38 Registers S3C, S4C, S3BRG, S4BRG, S3TRR, an S4TRR is partly revised. 256 Table 19.2 One-Shot Mode Specifications is partly revised. 267 Figure 19.9 Analog Input Pin and External Sensor Equivalent Ci 264 22.1 Memory Map is partly revised. 287 23.1.1 Boot Mode is partly revised. 290 23.2.4 Standard Serial I/O Mode Disable Function is added. 267 22.2.2 ID Code Check Function is added. 	s partly y
 32 Figure 5.1 Example Reset Circuit is partly revised. 51 7.3 Internal Memory is partly revised. 75 Figure 10.1 System Clock Generation Circuit is partly revised. 163 Figure 15.24 TBiMR Register in Pulse Period and Pulse Width M surement Mode is partly revised. 186 Table 17.1 Clock Synchronous Serial I/O Mode Specifications is revised. 220 Figure 17.33 Transmit and Receive Timing in SIM Mode is partly revised. 224 Figure 17.38 Registers S3C, S4C, S3BRG, S4BRG, S3TRR, an S4TRR is partly revised. 256 Table 19.2 One-Shot Mode Specifications is partly revised. 260 Table 19.4 Single Sweep Mode Specifications is partly revised. 264 22.1 Memory Map is partly revised. 265 22.1.2 User Boot Function is added. 290 23.2.4 Standard Serial I/O Mode Disable Function is added. 267 22.2.2 ID Code Check Function is added. 	s partly y
 51 7.3 Internal Memory is partly revised. 75 Figure 10.1 System Clock Generation Circuit is partly revised. 163 Figure 15.24 TBiMR Register in Pulse Period and Pulse Width N surement Mode is partly revised. 186 Table 17.1 Clock Synchronous Serial I/O Mode Specifications is revised. 220 Figure 17.33 Transmit and Receive Timing in SIM Mode is partly revised. 224 Figure 17.38 Registers S3C, S4C, S3BRG, S4BRG, S3TRR, an S4TRR is partly revised. 256 Table 19.2 One-Shot Mode Specifications is partly revised. 260 Table 19.4 Single Sweep Mode Specifications is partly revised. 264 22.1 Memory Map is partly revised. 265 22.1.2 User Boot Function is added. 290 23.2.4 Standard Serial I/O Mode Disable Function is added. 267 22.2.2 ID Code Check Function is added. 	s partly y
 Figure 10.1 System Clock Generation Circuit is partly revised. Figure 15.24 TBiMR Register in Pulse Period and Pulse Width M surement Mode is partly revised. Table 17.1 Clock Synchronous Serial I/O Mode Specifications is revised. Figure 17.33 Transmit and Receive Timing in SIM Mode is partly revised. Figure 17.38 Registers S3C, S4C, S3BRG, S4BRG, S3TRR, an S4TRR is partly revised. Table 19.2 One-Shot Mode Specifications is partly revised. Table 19.4 Single Sweep Mode Specifications is partly revised. Figure 19.9 Analog Input Pin and External Sensor Equivalent Ci 264 22.1 Memory Map is partly revised. 255 22.1.2 User Boot Function is added. 290 23.2.4 Standard Serial I/O Mode Disable Function is added. 267 22.2.2 ID Code Check Function is added. 	s partly y
 Figure 15.24 TBiMR Register in Pulse Period and Pulse Width N surement Mode is partly revised. Table 17.1 Clock Synchronous Serial I/O Mode Specifications is revised. Figure 17.33 Transmit and Receive Timing in SIM Mode is partly revised. Figure 17.38 Registers S3C, S4C, S3BRG, S4BRG, S3TRR, an S4TRR is partly revised. Table 19.2 One-Shot Mode Specifications is partly revised. Table 19.4 Single Sweep Mode Specifications is partly revised. Figure 19.9 Analog Input Pin and External Sensor Equivalent Ci 264 22.1 Memory Map is partly revised. 287 23.1.1 Boot Mode is partly revised. 265 22.1.2 User Boot Function is added. 290 23.2.4 Standard Serial I/O Mode Disable Function is added. 267 22.2.2 ID Code Check Function is added. 	s partly y
 surement Mode is partly revised. 186 Table 17.1 Clock Synchronous Serial I/O Mode Specifications is revised. 220 Figure 17.33 Transmit and Receive Timing in SIM Mode is partly revised. 224 Figure 17.38 Registers S3C, S4C, S3BRG, S4BRG, S3TRR, an S4TRR is partly revised. 256 Table 19.2 One-Shot Mode Specifications is partly revised. 260 Table 19.4 Single Sweep Mode Specifications is partly revised. 267 Figure 19.9 Analog Input Pin and External Sensor Equivalent Ci 264 22.1 Memory Map is partly revised. 287 23.1.1 Boot Mode is partly revised. 265 22.1.2 User Boot Function is added. 290 23.2.4 Standard Serial I/O Mode Disable Function is added. 267 22.2.2 ID Code Check Function is added. 	s partly y
 Table 17.1 Clock Synchronous Serial I/O Mode Specifications is revised. Figure 17.33 Transmit and Receive Timing in SIM Mode is partly revised. Figure 17.38 Registers S3C, S4C, S3BRG, S4BRG, S3TRR, an S4TRR is partly revised. Table 19.2 One-Shot Mode Specifications is partly revised. Table 19.4 Single Sweep Mode Specifications is partly revised. Figure 19.9 Analog Input Pin and External Sensor Equivalent Ci 264 22.1 Memory Map is partly revised. 287 23.1.1 Boot Mode is partly revised. 265 22.1.2 User Boot Function is added. 290 23.2.4 Standard Serial I/O Mode Disable Function is added. 267 22.2.2 ID Code Check Function is added. 	y
 Figure 17.33 Transmit and Receive Timing in SIM Mode is partly revised. Figure 17.38 Registers S3C, S4C, S3BRG, S4BRG, S3TRR, an S4TRR is partly revised. Table 19.2 One-Shot Mode Specifications is partly revised. Table 19.4 Single Sweep Mode Specifications is partly revised. Figure 19.9 Analog Input Pin and External Sensor Equivalent Ci 264 22.1 Memory Map is partly revised. 287 23.1.1 Boot Mode is partly revised. 265 22.1.2 User Boot Function is added. 290 23.2.4 Standard Serial I/O Mode Disable Function is added. 267 22.2.2 ID Code Check Function is added. 	
 Figure 17.38 Registers S3C, S4C, S3BRG, S4BRG, S3TRR, an S4TRR is partly revised. Table 19.2 One-Shot Mode Specifications is partly revised. Table 19.4 Single Sweep Mode Specifications is partly revised. Figure 19.9 Analog Input Pin and External Sensor Equivalent Ci 264 22.1 Memory Map is partly revised. 287 23.1.1 Boot Mode is partly revised. 265 22.1.2 User Boot Function is added. 290 23.2.4 Standard Serial I/O Mode Disable Function is added. 267 22.2.2 ID Code Check Function is added. 	.
260Table 19.4 Single Sweep Mode Specifications is partly revised.267Figure 19.9 Analog Input Pin and External Sensor Equivalent Ci26422.1 Memory Map is partly revised.28723.1.1 Boot Mode is partly revised.26522.1.2 User Boot Function is added.29023.2.4 Standard Serial I/O Mode Disable Function is added.26722.2.2 ID Code Check Function is added.	d
267Figure 19.9 Analog Input Pin and External Sensor Equivalent Ci26422.1 Memory Map is partly revised.28723.1.1 Boot Mode is partly revised.26522.1.2 User Boot Function is added.29023.2.4 Standard Serial I/O Mode Disable Function is added.26722.2.2 ID Code Check Function is added.	
26422.1 Memory Map is partly revised.28723.1.1 Boot Mode is partly revised.26522.1.2 User Boot Function is added.29023.2.4 Standard Serial I/O Mode Disable Function is added.26722.2.2 ID Code Check Function is added.	
287 23.1.1 Boot Mode is partly revised. 265 22.1.2 User Boot Function is added. 290 23.2.4 Standard Serial I/O Mode Disable Function is added. 267 22.2.2 ID Code Check Function is added.	ircuit is
26522.1.2 User Boot Function is added.29023.2.4 Standard Serial I/O Mode Disable Function is added.26722.2.2 ID Code Check Function is added.	
29023.2.4 Standard Serial I/O Mode Disable Function is added.26722.2.2 ID Code Check Function is added.	
267 22.2.2 ID Code Check Function is added.	
268 22.2.3 Forced Erase Function is added.	
319 Figure 23.20 Pin Connections for Standard Serial I/O Mode (1) i revised.	s partly
320 Figure 23.21 Pin Connections for Standard Serial I/O Mode (2) i revised.	s partly
321 Figure 23.22 Circuit Application in Standard Serial I/O Mode 1 is revised.	s partly
322 Figure 23.23 Circuit Application in Standard Serial I/O Mode 2 is revised.	s partly
343 24.5 Power Control is partly revised.	
362 24.11 A/D Converter is partly revised.	
0.63 Sep 21, 2007 3 Table 1.2 Specifications (2) is partly revised.	
5 Figure 1.2 Marking Diagram of Flash Memory Version (Top View partly revised.	v) is
29 Table 4.12 SFR Information (12) is partly revised.	
79 Figure 10.5 PM2 Register is partly revised.	
92 Table 10.7 Pin Status in Stop Mode is partly revised.	
114 Figure 12.12 Registers IFSR2A, IFSR3A, and PCR is partly revi	ised.
234 Table 18.2 One-Shot Mode Specifications is partly revised.	
238 Table 18.4 Single Sweep Mode Specifications is partly revised.	
259 Figure 21.11 PCR Register is partly revised.	
263 Table 22.1 Flash Memory Version Specifications is partly revised	

Revision	Historv	

Rev.	Date		Description
Rev.	Dale	Page	Summary
		263	Table 22.2 Flash Memory Rewrite Modes Overview is partly revised.
		268	22.1.3 Standard Serial I/O Mode Disable Function is moved to 22.2.4.
		268	Table 22.8 Forced Erase Function is partly revised
		272	Figure 22.5 FMR0 Register is partly revised.
		274	Figure 22.7 FMR2 Register is partly revised.
		303	Figure 23.3 A/D Conversion Characteristics is partly revised.
		304	Table 23.5 Flash Memory Version Electrical Characteristics is partly
			revised.
0.64	Oct 12, 2007	3	Table 1.2 Specifications (2) is partly revised.
		11	Table 1.6 Pin Functions (1) is partly revised.
		13	Table 1.8 Pin Functions (3) is parly revised.
		32	Figure 5.1 Example Reset Circuit is partly revised.
		92	10.4.3 Stop Mode is partly revised.
		230	Table 18.1 A/D Converter Specifications is partly revised.
		231	Figure 18.1 A/D Converter Block Diagram is partly revised.
		233	Figure 18.3 Registers ADCON2 and AD0 to AD7 is partly revised.
		234	Table 18.2 One-Shot Mode Specifications is partly revised.
		235	Figure 18.4 Registers ADCON0 and ADCON1 (One-shot Mode) is
			partly revised.
		236	Table 18.3 Repeat Mode Specifications is partly revised.
		237	Figure 18.5 Registers ADCON0 and ADCON1 (Repeat Mode) is partly
		-	revised.
		238	Table 18.4 Single Sweep Mode Specifications is partly revised.
		000	Figure 18.6 Registers ADCON0 and ADCON1 (Single Sweep Mode) is
		239	partly revised.
		240	Table 18.5 Repeat Sweep Mode 0 Specifications is partly revised.
		241	Figure 18.7 Registers ADCON0 and ADCON1 (Repeat Sweep Mode 0)
			is partly revised.
		242	Table 18.6 Repeat Sweep Mode 1 Specifications is partly revised.
		243	Figure 18.8 Registers ADCON0 and ADCON1 (Repeat Sweep Mode 1)
			is partly revised.
		260	Table 21.1 Unassigned Pin Handling in Single-chip Mode is partly
			revised.
		261	Table 21.2 Unassigned Pin Handling in Memory Expansion Mode and
		201	Microprocessor Mode is partly revised.
		262	Figure 21.12 Unassigned Pin Handling is partly revised.
		295	Table 22.13 Pin Functions (Flash Memory Standard Serial I/O Mode) is
		200	partly revised.
		301	Table 23.1 Absolute Maximum Ratings is partly revised.
		302	Table 23.2 Recommended Operating Conditions is partly revised.
		303	Table 23.3 A/D Conversion Characteristics is partly revised.
		307	Table 23.9 Electrical Characteristics (1) is partly revised.
		342	24.2.1 VCC1 is added.
		342	24.2.2 CNVSS is added.
		364	Figure 24.4 Use of Capacitors to Reduce Noise is partly revised.
		365	24.11 A/D Converter is partly revised.
	1		· •

Rev. Date			Description
		Page	Summary
1.05	Feb 19, 2009	2	Table 1.1 "Specifications (1)" is partly modified.
		9-10	Table 1.4 "Pin Names for 100-Pin Package" is partly modified.
		24	Table 4.7 "SFR Information (7) ⁽¹⁾ " is partly modified.
		41	Table 6.1 "Setting Procedures of the Bits for Brown-out Reset" is partly modified.
		48	Figure 7.1 "PM0 Register" is partly modified.
		49	Figure 7.2 "PM1 Register" is partly modified.
		51	Table 7.5 "Program ROM 2 (addresses 10000h to 13FFFh)" is partly modified.
		53	Table 8.1 "Difference between Separate Bus and Multiplexed Bus" is partly modified.
		57	Figure 8.3 "ALE Signal, Address Bus, Data Bus" is partly modified.
		68	Figure 9.2 "Memory Mapping and CS Area in 1-Mbyte Mode (PM13 = 0)" is partly modified.
		69	Figure 9.4 "Memory Mapping and CS Area in 4-Mbyte Mode (PM13 = 0)" is partly modified.
		76	Figure 10.2 "CM0 Register" is partly modified.
		77	Figure 10.3 "CM1 Register" is partly modified.
		79	Figure 10.5 "PCLKR Register and PM2 Register" is partly modified.
		80	Figure 10.6 "PLC0 Register" is partly modified.
		84	Table 10.2 "Example for Setting PLL Clock Frequencies" is partly modi- fied.
		97	10.6.3 "How to Use Oscillation Stop and Re-Oscillation Detect Function" is partly modified.
		104	Table 12.3 "Relocatable Vector Table (2)" is partly modified.
		115	12.7 "NMI Interrupt" is partly modified.
		118	Figure 13.1 "Watchdog Timer Block Diagram" is partly modified.
		119	Figure 13.2 "Registers WDTR, WDTS, and WDC" is partly modified.
		120	Figure 13.3 "CSPR Register and OFS1 Address" is partly modified.
		121	Table 13.2 "Watchdog Timer Specifications (When Count Source Pro- tection Mode is Disabled)" is partly modified.
		135	Figure 15.1 "Timers A and B Count Source" is partly modified.
		142	Figure 15.8 "Registers CPSRF, TACS0, and TACS1" is partly modified.
		144	Table 15.1 "Specifications in Timer Mode" is partly modified.
		145	Table 15.2 "Specifications in Event Counter Mode (When Not Process- ing Two-Phase Pulse Signal)" is partly modified.
		150	Table 15.4 "Specifications in One-shot Timer Mode" is partly modified.
		152	Table 15.5 "Specifications in PWM Mode" is partly modified.
		164	Figure 15.24 "TBiMR Register in Pulse Period and Pulse Width Mea- surement Mode" is partly modified.
		171	Figure 16.5 "Registers TA1, TA2, TA4, TA11, TA21, TA41, and TB2SC" is partly modified.
		172	Figure 16.6 "Registers TB2, TRGSR, and TABSR" is partly modified.
		172	Figure 16.6 "Registers TB2, TRGSR, and TABSR" is partly modified.
		180	Figure 17.5 "Registers U0TB to U2TB, U5TB to U7TB, U0RB to U2RB, and U5RB to U7RB" is partly modified.

Rev.	Date	Description		
Rev.	Date	Page	Summary	
1.05 Fe	Feb 19, 2009	181	Figure 17.6 "Registers U0BRG to U2BRG, U5BRG to U7BRG, U0MR to U2MR, and U5MR to U7MR" is partly modified.	
		188	Table 17.2 "Registers to Be Used and Settings in Clock SynchronousSerial I/O Mode" is partly modified.	
		196	Table 17.6 "Registers to Be Used and Settings in UART Mode" is partly modified.	
		199	Table 17.9 "Example of Bit Rates and Settings" is partly modified.	
		202	17.1.2.6 "CTS / RTS Function" is partly modified.	
		204	Figure 17.24 "I2C Mode Block Diagram" is partly modified.	
		205	Table 17.11 "Registers to Be Used and Settings in I2C Mode (1)" is partly modified.	
		206	Table 17.12 "Registers to Be Used and Settings in I ² C Mode (2)" is partly modified.	
		207	Table 17.13 "I ² C Mode Functions" is partly modified.	
		213	Table 17.15 "Special Mode 2 Specifications" is partly modified.	
		215	Table 17.16 "Registers to Be Used and Settings in Special Mode 2" is partly modified.	
		218	Table 17.17 "Registers to Be Used and Settings in IE Mode" is partly modified.	
		238	Table 18.3 "Repeat Mode Specifications" is partly modified.	
		241	Figure 18.6 "Registers ADCON0 and ADCON1 (Single Sweep Mode)" is partly modified.	
		241	Old 18.5 is replace with newly added 18.5 "External Sensor".	
		262	Figure 21.11 "PCR Register" is partly modified.	
		266	Table 22.2 "Flash Memory Rewrite Modes Overview" is partly modified	
		271	22.2.3 "Forced Erase Function" is partly modified.	
		271	Table 22.8 "Forced Erase Function" is partly modified.	
		272	Figure 22.3 "OFS1 Address" is partly modified.	
		273	Table 22.9 "EW0 Mode and EW1 Mode" is partly modified.	
		275	Figure 22.5 "FMR0 Register" is partly modified.	
		278	Figure 22.8 "FMR6 Register" is partly modified.	
		280	Figure 22.9 "Processing Before and After Low-Power Consumption Mode or On-Chip Oscillator Low-Power Consumption Mode" is moved to 22.3.3.4 "FMSTP Bit".	
		282	22.3.3.11 "FMR23 Bit" is partly modified.	
		284	Figure 22.12 "Setting and Resetting of EW0 Mode" is partly modified.	
		285	22.3.3.13 "FMR61 Bit" is added.	
		286	22.3.4.4 "Interrupts (EW1 mode)" is partly modified.	
		287	22.3.4.11 "Stop Mode" is partly modified.	
		288	Table 22.10 "Software Commands" is partly modified.	
		289	22.3.5.4 "Program Command" is partly modified.	
		294	22.3.7.1 "Sequencer Status (Bits SR7 and FMR00)" Changed 'sequence status' to 'sequener status'.	
		297	Figure 22.19 "Full Status Check and Handling Procedure for Each Error is partly modified.	

Rev.	Date	Description		
		Page	Summary	
1.05	Feb 19, 2009	299	Table 22.13 "Pin Functions (Flash Memory Standard Serial I/O Mode)" is partly modified.	
		304	22.5 "Parallel I/O Mode" is partly modified.	
		305	Table 23.1 "Absolute Maximum Ratings" is partly modified.	
		306	Table 23.2 "Recommended Operating Conditions ⁽¹⁾ " is partly modified.	
		307	Table 23.3 "A/D Conversion Characteristics ⁽¹⁾ " is partly modified.	
		308	Table 23.4 "D/A Conversion Characteristics ⁽¹⁾ " is partly modified.	
		308	Table 23.5 "Flash Memory Version Electrical Characteristics ⁽¹⁾ " is partly modified.	
		308	Table 23.6 "Flash Memory Version Program / Erase Voltage and Read Operation Voltage Characteristics (at Topr = 0 to $60 \times C$)" is partly modified.	
		309	Table 23.8 "Power Supply Circuit Timing Characteristics" is partly modi- fied.	
		310	Figure 23.1 "Power Supply Circuit Timing Diagram" is partly modified.	
		311	Table 23.9 "Electrical Characteristics (1) ⁽¹⁾ " is partly modified.	
		312	Table 23.10 "Electrical Characteristics (2) ⁽¹⁾ " is partly modified.	
		313	Table 23.11 "External Clock Input (XIN input) ⁽¹⁾ " is partly modified.	
		314	Table 23.17 "Timer A Input (Counter Increment/Decrement Input inEvent Counter Mode)" is removed.	
		316	Table 23.24 "Memory Expansion and Microprocessor Modes (for setting with no wait)" is partly modified.	
		317	Table 23.25 "Memory Expansion and Microprocessor Modes (for 1- to 3 wait setting and external area access)" is partly modified.	
		318	Table 23.26 "Memory Expansion and Microprocessor Modes (for 1- to 3 wait setting, external area access and multiplex bus selection) ⁽⁵⁾ " is partly modified.	
		319	Figure 23.3 "Timing Diagram (1)" is partly modified.	
		322	Figure 23.6 "Timing Diagram (4)" is partly modified.	
		323	Figure 23.7 "Timing Diagram (5)" is partly modified.	
		324	Figure 23.8 "Timing Diagram (6)" is partly modified.	
		325	Figure 23.9 "Timing Diagram (7)" is partly modified.	
		326	Figure 23.10 "Timing Diagram (8)" is partly modified.	
		327	Figure 23.11 "Timing Diagram (9)" is partly modified.	
		328	Table 23.27 "Electrical Characteristics (1) ⁽¹⁾ " is partly modified.	
		329	Table 23.28 "Electrical Characteristics (2) ⁽¹⁾ " is partly modified.	
		332	Table 23.37 Timer A Input (Two-phase Pulse Input in Event Counter Mode) is removed.	
		333	Table 23.42 "Memory Expansion and Microprocessor Modes (for setting with no wait)" is partly modified.	
		334	Table 23.43 "Memory Expansion and Microprocessor Modes (for 1- to 3 wait setting and external area access)" is partly modified.	
		335	Table 23.44 "Memory Expansion and Microprocessor Modes (for 1- to 3 wait setting, external area access and multiplex bus selection) ⁽⁵⁾ " is partly modified.	

Revision History M16C/64 Group Hardware Manual

Rev.	Date	Description		
		Page	Summary	
1.05	Feb 19, 2009	336	Figure 23.13 "Timing Diagram (1)" is partly modified.	
		339	Figure 23.16 "Timing Diagram (4)" is partly modified.	
		340	Figure 23.17 "Timing Diagram (5)" is partly modified.	
		341	Figure 23.18 "Timing Diagram (6)" is partly modified.	
		342	Figure 23.19 "Timing Diagram (7)" is partly modified.	
		343	Figure 23.20 "Timing Diagram (8)" is partly modified.	
		344	Figure 23.21 "Timing Diagram (9)" is partly modified.	
		344	24.7.3 "NMI Interrupt" is partly modified.	
		356	24.8.2 "DMAC Channel Priority" is partly modified.	
		366	24.10.3.1 "Generating Conditions" and 24.10.3.2 "UART5, UART7" are	
			added.	
		368	24.11 "A/D Converter" is partly modified.	
		370	24.11.1 "Repeat Mode, Repeat Sweep Mode 0, and Repeat Sweep	
			Mode 1" is added.	
		372	24.13.6 "Program Command" is added.	
		373	24.13.11 "How to Access" is added.	
		374	24.13.12 "Writing" is partly modified.	
		375	24.13.15 "When Entering to Boot Mode" is added.	
		377	Appendix 1. "Package Dimensions" is partly modified.	
	Mar 17, 2009	312	Table 24.10 "Electrical Characteristics (2)" is partly modified.	
		329	Table 24.28 "Electrical Characteristics (2)" is partly modified.	
		379	Appendix 2. "Difference Between M16C/64 and M16C/62P" is added.	

M16C/64 Group Hardware Manual

Publication Date:	Jun 06, 2007 Mar 17, 2009	Rev.0.51 Rev.1.05
Published by:	Sales Strategic Pla Renesas Technolo 2-6-2, Otemachi, (U

© 2008. Renesas Technology Corp., All rights reserved. Printed in Japan.

M16C/64 Group Hardware Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan