# QUADRATURE CLOCK CONVERTER

LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

June 2015

#### **FEATURES:**

- x1, x2 and x4 mode selection
- Up to 16MHz output clock frequency
- · INDEX input and output
- UP/DOWN indicator output
- · Programmable output clock pulse width
- On-chip filtering of inputs for optical or magnetic encoder applications.
- TTL and CMOS compatible I/Os
- +3V to +12V operation (VDD VSS)
- · LS7082N1 (DIP); LS7082N1-S (SOIC ) See Figure 1

# **DESCRIPTION:**

The **LS7082N1** is a CMOS quadrature clock converter. Quadrature clocks derived from optical or magnetic encoders, when applied to the A and B Inputs of the **LS7082N1**, are converted to strings of Up Clocks and Down Clocks. Pulses derived from the Index Track of an encoder, when applied to the INDX input, produce absolute position reference pulses which are synchronized to the Up Clocks and Down Clocks. These outputs can be interfaced directly with standard Up/Down counters for direction and position sensing of the encoder.

## INPUT/OUTPUT DESCRIPTION:

**VDD** (Pin 1)

Supply Voltage positive terminal.

## INDX (Pin 2)

Encoder Index pulses are applied to this input.

### RBIAS (Pin 3)

Input for external component connection. A resistor connected between this input and Vss adjusts the output clock pulse width (Tow). For proper operation, the output clock pulse width must be less than or equal to the A, B pulse separation (Tow  $\leq$  TPs).

#### Vss (Pin 4)

Supply Voltage negative terminal.

#### A (Pin 5)

Quadrature Clock Input A. This input has a filter circuit to validate input logic level and eliminate encoder dither.

# **x2** (Pin 8)

A low level applied to this input selects x2 mode of operation. See Table 1 for Mode Selection Truth Table and Figure 2 for Input/Output timing relationship.

### **B** (Pin 9)

Quadrature Clock Input B. This input has a filter circuit identical to input A.

#### **PIN ASSIGNMENT - TOP VIEW**




TABLE 1. MODE SELECTION TRUTH TABLE

x2 Input	x4/x1 Input	MODE
0	0 or 1	x2
1	0	x1
1	1	x4

### x4/x1 (Pin 10)

This input selects between x1 and x4 modes of operation. See Table 1 for Mode Selection Truth Table and Figure 2 for Input/Output timing relationship.

# **UP/DN** (Pin 11)

The count direction at any instant is indicated at this output. An UP count direction is indicated by a high, and a DOWN count direction is indicated by a low (See Figure 2).

#### DNCK (Pin 12)

This DOWN Clock output consists of low-going pulses generated when A input lags the B input (See Figure 2).

#### UPCK (Pin 13)

This UP Clock output consists of low-going pulses generated when A input leads the B input (See Figure 2).

### INDX (Pin 14)

This output consists of low-going pulses generated by a positive clock transition at the A input when INDX input is high and B input is low and a negative clock transition at the B input when INDX input is high and A input is high. (See Figure 2).

NOTE: All unused input pins must be tied to VDD or Vss.

ABSOLUTE MAXIMUM RATIN	NGS:						
PARAMETER	SYMBOL		VALUE		UNITS		
DC Supply Voltage	$V_{DD}$ - $V_{SS}$		16		V		
Voltage at any input	$V_{IN}$	$V_{SS}$ -0.3 to $V_{DD}$ +0.3		V			
Operating temperature	$T_A$		-20 to +85		°C		
Storage temperature	$T_{STG}$		-55 to 150		°C		
DC ELECTRICAL CHARACTERISTICS: (Unless otherwise specified $V_{DD} = 3V$ to 12V and $T_A = -20$ °C to $+85$ °C)							
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITION	
Supply Voltage	$V_{DD}$	3	-	12	V	-	
Supply Current	$I_{DD}$	-	1.5	1.65	mA	$V_{DD}$ = 12V, all input frequencies=0 Hz and $R_{BIAS}$ = $2M\Omega$	
<b>x4 / x1N</b> : Logic 0	$V_{x4l}$	-	-	0.5	V	-	
Logic 1	$V_{x4h}$	$V_{DD}$ - 0.5	-	-	V		
Logic 0 Input Current	$I_{x4l}$	-	2.2	4.2	μА	$V_{DD} = 3V$	
	$I_{x4l}$	-	3.5	6.9	μА	$V_{DD} = 5V$	
	$I_{x4l}$	-	8.3	16.2	μА	$V_{DD} = 12V$	
Logic 1 Input Current	$I_{x4h}$	-	-2	-9.8	μА	$V_{DD} = 3V$	
	$I_{x4h}$	-	-3.4	-6.6	μА	$V_{DD} = 5V$	
	$I_{x4h}$	-	-8.2	-16	μΑ	$V_{DD} = 12V$	
x2N / INDX: Logic 0	$V_{indxl}$	-	-	$0.3^*V_{DD}$	V	-	
Logic 1	$V_{indxh}$	$0.7^*V_{DD}$	-	-	V		
Input Current	l <sub>indxlk</sub>	-	0	10	nA	-	
A,B INPUTS: Logic 0	$V_{ABI}$	-	-	$0.25^*V_{DD}$	V	-	
Logic 1	$V_{ABh}$	$0.7^*V_{DD}$	-	-	V		
Input Current	$I_{ABIk}$	-	0	10	nA	-	
RBIAS INPUT:							
External Resistor	$R_B$	2K	-	10M	Ω	-	
ALL OUTPUTS:							
Sink Current	I <sub>ol</sub>	-	-3.2	-	mA		
	I <sub>ol</sub>	-	-4.8	-	mA		
	I <sub>ol</sub>	-	-7.2	-	mA		
Source Current	I <sub>oh</sub>	-	1.7	-	mA		
	I <sub>oh</sub>	-	2.2	-	mA		
	I <sub>oh</sub>	-	3.1	-	mA		
TRANSIENT CHARACTERIST							
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	CONDITION	
Output Clock Pulse Width	$T_{OW}$	540			ns	$V_{DD} = 3V$	
	$T_{OW}$	180			ns	$V_{DD} = 5V$	
	$T_{OW}$	60			ns	$V_{DD} = 12V$	
A,B INPUTS:							
Validation Delay	$T_{VD}$	-	450	-		$V_{DD} = 3V$	
	$T_{VD}$	-	200	-		$V_{DD} = 5V$	
	$T_{VD}$	-	90	-		$V_{DD} = 12V$	
Phase Delay	T <sub>PS</sub>	$T_{VD}+T_{OW}$		$\infty$	S	•	
Pulse Width	$T_PW$	$2T_{PS}$	-	∞	S	•	
Frequency	$f_{A,B}$	-		1/(2T <sub>PW</sub> )	Hz	•	
Input to output Delay	$T_{DS}$	-	490	565	ns	$V_{DD} = 3V$	
	$T_{DS}$	-	220	345	ns	$V_{DD} = 5V$	
	$T_{DS}$	-	125	135	ns	V <sub>DD</sub> = 12V	






FIGURE 2. LS7082N1 INPUT/OUTPUT TIMING DIAGRAM








Figure 4.  $T_{OW}$  vs.  $R_{BIAS}$  (R in  $K\Omega$ )

Figure 5.  $T_{OW}$  vs.  $R_{BIAS}$  (R in  $M\Omega$ )




FIGURE 6. A TYPICAL APPLICATION in x4 MODE

**NOTE:** When driving a counter that requires  $\overline{\text{CLK}}$  and Direction input, the  $\overline{\text{UPCK}}$  and DNCK must be externally "Ored" together to generate one clock, CLK. CLK can be applied directly to the Clock input of counters that advance on the positive edge of the clock. If the counter advances on the negative edge of the clock, an inverter must be added between CLK and the Clock input of the counter.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, or for any infringements of patent rights of others which may result from its use.